鈻?/div>
Density and Packaging
鈥?64-, 128- and 256-Mbit density in VF BGA
packages
鈥?128/0, and 256/0 Density in Stacked-CSP
鈥?16-bit wide data bus
Intel StrataFlash
廬
memory devices featuring flexible, multiple-partition, dual operation. It provides high
performance synchronous-burst read mode and asynchronous read mode using 1.8 volt low-voltage, multi-
level cell (MLC) technology.
The multiple-partition architecture enables background programming or erasing to occur in one partition
while code execution or data reads take place in another partition. This dual-operation architecture also
allows two processors to interleave code operations while program and erase operations take place in the
background.
The
1.8 Volt Intel StrataFlash
廬
wireless memory with 3-Volt
I/O device is manufactured using Intel
0.13 碌m ETOX鈩?VIII process technology. It is available in industry-standard chip scale packaging.
.
The 1.8 Volt Intel StrataFlash
廬
wireless memory with 3-Volt
I/O product is the latest generation of
development. The information here is subject to change without notice. Do not finalize
a design with this information.
Order Number: 251903-003
April 2003
Notice:
This document contains information on products in the design phase of