音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

GCIXP1250-200 Datasheet

  • GCIXP1250-200

  • Microprocessor

  • 1512.64KB

  • 148頁(yè)

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

Intel
廬
IXP1250 Network Processor
Datasheet
Product Features
The Intel
廬
IXP1250 Network Processor delivers high-performance processing
power and flexibility to a wide variety of LAN and telecommunications
products. Distinguishing features of the IXP1250 are the performance of ASIC
hardware along with programmability of a microprocessor.
s
Applications
鈥?Multi-layer LAN Switches
鈥?Multi-protocol Telecommunications Products
鈥?Broadband Cable Products
鈥?Remote Access Devices
鈥?Intelligent PCI adapters
s
Industry Standard 64-bit SDRAM Interface
鈥?Peak bandwidth of up to 928 Mbytes/sec
鈥?Address up to 256 Mbytes of SDRAM
鈥?Memory bandwidth improvement through
bank switching
鈥?Read-modify-write support
鈥?Byte aligner/merger
鈥?Cyclic Redundancy Check (CRC)
鈥?Error Correction Code (ECC)
s
Integrated StrongARM* Core
鈥?High-performance, low-power, 32-bit
Embedded RISC processor
鈥?16 Kbyte instruction cache
鈥?8 Kbyte data cache
鈥?512 byte mini-cache for data that is used once
and then discarded
鈥?Write buffer
鈥?Memory management unit
鈥?Access to IXP1250 FBI Unit, PCI Unit and
SDRAM Unit via the ARM* AMBA Bus
s
Industry Standard 32-bit SRAM Interface
鈥?Peak bandwidth of up to 464 Mbytes/sec
鈥?Address up to 8 Mbytes of SRAM
鈥?Up to 8 Mbytes FlashROM for booting
StrongARM Core
鈥?Supports atomic push/pop operations
鈥?Supports atomic bit set and bit clear
operations
鈥?Memory bandwidth imporvement by reduced
read/write turnaround bus cycles
s
Six Integrated Programmable Microengines
鈥?Operating frequency of up to 232 MHz
鈥?Multi-thread support of four threads per
microengine
鈥?Single-cycle ALU and shift operations
鈥?Zero context swap overhead
鈥?Large Register Set: 128 General-Purpose and
128 Transfer Registers
鈥?2 K x 32-bit Instruction Control Store
鈥?Access to the IXP1250 FBI Unit, PCI DMA
channels, SRAM, and SDRAM
s
Other Integrated Features
鈥?Hardware Hash Unit for generation of 48- or
64-bit adaptive polynomial hash keys
鈥?Serial UART port
鈥?Real Time Clock
鈥?Four general-purpose I/O pins
鈥?Four 24-bit timers with CPU watchdog
support
鈥?Limited JTAG Support
鈥?4 Kbyte Scratchpad Memory
s
High Bandwidth I/O Bus (IX Bus)
鈥?64-bit, up to 104 MHz operaton
鈥?6.6 Gbps peak bandwidth
鈥?64-bit or dual 32-bit bus options
s
s
520-pin, HL-PBGA package
2 V CMOS device
鈥?3.3 V tolerant I/O
s
Integrated 32-bit, 66 MHz PCI Interface
鈥?Supports
PCI Local Bus Specification
Revision 2.2
as a Bus Master
鈥?264 Mbytes/sec peak burst mode operation
鈥?I
2
O* support for StrongARM Core
鈥?Dual DMA channels
Notice:
This document contains preliminary information on new products in production. The
specifications are subject to change without notice. Verify with your local Intel sales office that
you have the latest datasheet before finalizing a design.
Order Number: 278371-006
December 2001

GCIXP1250-200相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門(mén)IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！