音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

GAL20V8Z-15QP Datasheet

  • GAL20V8Z-15QP

  • Zero Power E2CMOS PLD

  • 19頁

  • LATTICE   LATTICE

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

GAL20V8Z
GAL20V8ZD
Zero Power E
2
CMOS PLD
Features
鈥?ZERO POWER E
2
CMOS TECHNOLOGY
鈥?100
A Standby Current
鈥?Input Transition Detection on GAL20V8Z
鈥?Dedicated Power-down Pin on GAL20V8ZD
鈥?Input and Output Latching During Power Down
鈥?HIGH PERFORMANCE E
2
CMOS TECHNOLOGY
鈥?12 ns Maximum Propagation Delay
鈥?Fmax = 83.3 MHz
鈥?8 ns Maximum from Clock Input to Data Output
鈥?TTL Compatible 16 mA Output Drive
鈥?UltraMOS
Advanced CMOS Technology
鈥?E CELL TECHNOLOGY
鈥?Reconfigurable Logic
鈥?Reprogrammable Cells
鈥?100% Tested/100% Yields
鈥?High Speed Electrical Erasure (<100ms)
鈥?20 Year Data Retention
鈥?EIGHT OUTPUT LOGIC MACROCELLS
鈥?Maximum Flexibility for Complex Logic Designs
鈥?Programmable Output Polarity
鈥?Architecturally Similar to Standard GAL20V8
鈥?PRELOAD AND POWER-ON RESET OF ALL REGISTERS
鈥?100% Functional Testability
鈥?APPLICATIONS INCLUDE:
鈥?Battery Powered Systems
鈥?DMA Control
鈥?State Machine Control
鈥?High Speed Graphics Processing
鈥?ELECTRONIC SIGNATURE FOR IDENTIFICATION
I
8
OLMC
OE
Functional Block Diagram
I/CLK
I
I
8
I
8
I/DPP
OLMC
IMUX
CLK
OLMC
I/O/Q
I/O/Q
PROGRAMMABLE
AND-ARRAY
(64 X 40)
8
OLMC
I/O/Q
2
I
8
OLMC
I/O/Q
I
8
OLMC
I/O/Q
I
8
OLMC
I/O/Q
I
8
I/O/Q
OLMC
I
I
I/O/Q
I
IMUX
I/OE
Description
The GAL20V8Z and GAL20V8ZD, at 100
碌A(chǔ)
standby current and
12ns propagation delay provides the highest speed and lowest
power combination PLD available in the market. The
GAL20V8Z/ZD is manufactured using Lattice Semiconductor's ad-
vanced zero power E
2
CMOS process, which combines CMOS with
Electrically Erasable (E
2
) floating gate technology.
The GAL20V8Z uses Input Transition Detection (ITD) to put the
device in standby mode and is capable of emulating the full func-
tionality of the standard GAL20V8. The GAL20V8ZD utilizes a
dedicated power-down pin (DPP) to put the device in standby mode.
It has 19 inputs available to the AND array.
Unique test circuitry and reprogrammable cells allow complete AC,
DC, and functional testing during manufacture. As a result, Lattice
Semiconductor delivers 100% field programmability and function-
ality of all GAL products. In addition, 100 erase/write cycles and
data retention in excess of 20 years are specified.
Pin Configuration
DIP
PLCC
I/CLK
I/O/Q
Vcc
NC
I
I
I
I/C LK
I
I
25
I/O/Q
I/O/Q
23
I/O/Q
NC
21
1
2
3
4
5
6
7
8
9
10
11
12
24
23
Vcc
I
I/ O/ Q
I/ O/ Q
I/ O/ Q
I/ O/ Q
4
I/DPP
I
I
NC
7
5
2
28
26
I/D P P
I
I
I
I
I
9
GAL20V8Z
GAL20V8ZD
Top View
12
I
I
GAL
20V8Z
20V8ZD
22
21
20
19
I
I
I
I
I
GND
18
17
16
15
14
13
I/O/Q
I/O/Q
I/ O/ Q
I/ O/ Q
I
I /O E
I/O/Q
I/O/Q
11
14
NC
GND
16
I/OE
I
18
I/O/Q
19
I/O/Q
Copyright 漏 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
December 1997
20v8zzd_03
1

GAL20V8Z-15QP 產(chǎn)品屬性

  • Lattice

  • SPLD - 簡單可編程邏輯器件

  • GAL

  • 8

  • 62.5 MHz

  • 8

  • 15 ns

  • 5 V

  • 55 mA

  • + 75 C

  • 0 C

  • PDIP-24

  • Through Hole

  • 8

  • 15

  • 5.25 V

  • 4.75 V

GAL20V8Z-15QP相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!