resistor.
鈩?/div>
switch connection between two ports.
s
Undershoot Hardened to -2.0V.
s
Soft enable turn-on to minimize bus-to-bus charge
sharing during enable.
s
Low l
CC
.
s
Zero bounce in flow-through mode.
s
Output precharge to minimize live insertion noise.
s
Control inputs compatible with TTL level.
s
See Applications Note AN-5008 for details.
Ordering Code:
Order Number
FSTU6800WM
FSTU6800QSC
FSTU6800MTC
Package Number
M24B
MQA24
MTC24
Package Description
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter 鈥淴鈥?to the ordering code.
Logic Diagram
Connection Diagram
Pin Descriptions
Pin Name
OE
A
B
BiasV
Description
Bus Switch Enable
Bus A
Bus B
Bus B Voltage Bias
Truth Table
OE
L
H
B
0
鈥揃
9
A
0
鈥揂
9
BiasV
Function
Connect
Precharge
UHC錚?is a trademark of Fairchild Semiconductor Corporation.
漏 2000 Fairchild Semiconductor Corporation
DS500194
www.fairchildsemi.com