鈥?/div>
Features
Develops all the high-speed clocks required for LAN
Hub applications
Clock skew on CLKB1:4 clocks < 250ps
Period jitter: 150ps pk-pk typical
Available in 20-pin SSOP and TSSOP packages
FS6330
X2/REFIN 4
X1 5
VDD 6
VSS 7
SEL1 8
CLKG 9
VDD 10
17 VSS
16 VDD
15 CLKB4
14 CLKB3
13 CLKB2
12 VSS
11 CLKB1
Figure 1: Block Diagram
X1
X2/REFIN
Control Logic
Crystal
Oscillator
PLL
1
PLL
2
PLL
3
CLKA
CLKB1:4
CLKC
CLKF
CLKG
FS6330
Table 1: Frequency Table
FONT
CRYSTAL
SEL1
0
FS6330-01
25MHz
0
1
1
SEL0
0
1
0
1
CLKA
25.000MHz
25.000MHz
25.000MHz
25.000MHz
CLKB[1:4]
50.000MHz
50.000MHz
50.000MHz
50.000MHz
CLKC
66.667MHz
75.000MHz
83.333MHz
100.000MHz
CLKF
100.000MHz
125.000MHz
125.000MHz
100.000MHz
CLKG
125.000MHz
125.000MHz
125.000MHz
125.000MHz
This document contains information on a preproduction product. Specifications and information herein are subject to change without notice.
ISO9001
5.23.00