鈥?/div>
Crystal reference input
Up to 175 MHz of output frequency
Nine con鏗乬urable outputs
Output enable pin
250 pS of output to output skew
300 pS of Cycle to Cycle Jitter
V
DD
Range of 3.3V 鹵0.2V
Commercial temperature range
Available in 32 pin LQFP
Feedback select (FBsel) pin allows for wider range of input
frequencies. When connected low, the lower input frequency
range is selected. This provides output frequencies of up to
eight times the input (see table 3). The higher input range is
allowed when FBsel is connected high.
There are four banks of outputs where each bank has a dedi-
cated divide select (DIV_SEL). Depending on the divide
selection, the outputs are one half, one quarter, or one eighth
of the VCO speed (see table 2 for details).
REF_SEL allows selection between crystal input or a clock
driven input. Connecting PLL_EN LOW and REF_SEL
HIGH will disable the Phase locked loop when the crystal
oscillator is not used. In this mode, FMS7950 will be in
clock buffer mode where any clock applied to TCLK will be
divided down to the four output banks per Table 2. This is
ideal for system diagnostic test.
FMS7950 operates at 3.3 Volts and is available in 32 pin LQFP.
Description
FMS7950 is a high speed clock synthesizer designed for clock
multiplication applications. It uses phase locked loop technol-
ogy to generate frequencies up to 175 MHz. It has four banks
of con鏗乬urable outputs.
Block Diagram
REF_SEL
PLL_EN
OE
TCLK
QA
MUX
MUX
PLL
X1
X2
XTAL
OSC
QC0
QB
QC1
FBsel
QD0
QD1
DIV_SEL A
QD2
DIV_SEL B
DIV_SEL C
DIV_SEL D
QD4
Control
Logic
QD3
REV. 1.0.0 1/9/01