FM24C256 256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect
June 2000
FM24C256
256 KBit 2-Wire Bus Interface
Serial EEPROM with Write Protect
General Description
The FM24C256/C256L/C256LZ devices are 256 Kbits CMOS
nonvolatile electrically erasable memory. These devices offer the
designer different low voltage and low power options. They
conform to all requirements in the Extended IIC 2-wire protocol.
Furthermore, they are designed to minimize device pin count and
simplify PC board layout requirements.
The entire memory array can be write disabled (Write Protection)
by connecting the WP pin to V
CC
.
Functional address lines allow up to eight devices on the same
bus, for up to a total of 2 Mbit address space.
The IIC communication protocol uses CLOCK (SCL) and DATA
I/O (SDA) lines to synchronously clock data between the master
(for example a microprocessor) and the slave EEPROM device(s).
Fairchild EEPROMs are designed and tested for applications
requiring high endurance, high reliability, and low power con-
sumption.
Features
I
Extended Operating Voltages
鈥?C256: 4.5V - 5.5V
鈥?C256L: 2.7V - 5.5V
鈥?C256LZ: 2.7V - 5.5V
I
Low Power CMOS
鈥?1mA active current typical
鈥?C256/C256L: 10碌A(chǔ) standby current typical
鈥?C256LZ: less than 1碌A(chǔ) standby current
I
2-wire IIC serial interface
I
64 byte page write mode
I
Max write cycle time of 6ms byte/page
I
40 years data retention
I
Endurance: 100,000 data changes
I
Hardware write protect for entire array
I
Schmitt trigger inputs for noise suppression
I
Electrostatic discharge protection > 4000V
I
8-pin DIP and 8-pin SO (150 mil) packages. Contact factory
for CSP package availability
Block Diagram
VCC
WP
SDA
START
STOP
LOGIC
CONTROL
LOGIC
SLAVE ADDRESS
REGISTER &
COMPARATOR
LOAD
A2
A1
A0
WORD
ADDRESS
COUNTER
INC
E2PROM
ARRAY
WRITE
LOCKOUT
START CYCLE
H.V. GENERATION
TIMING &CONTROL
SCL
XDEC
R/W
YDEC
CK
DIN
DATA REGISTER
DOUT
DS800023-1
漏 2000 Fairchild Semiconductor International
FM24C256 rev. B.3
1
www.fairchildsemi.com