音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

FM24C16U Datasheet

  • FM24C16U

  • 16K-Bit Standard 2-Wire Bus Interface Serial EEPROM

  • 14頁(yè)

  • FAIRCHILD

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

FM24C16U/17U 鈥?16K-Bit Standard 2-Wire Bus Interface Serial EEPROM
August 2000
FM24C16U/17U 鈥?16K-Bit Standard 2-Wire Bus
Interface Serial EEPROM
General Description
The FM24C16U/17U devices are 16,384 bits of CMOS non-
volatile electrically erasable memory. These devices conform to
all specifications in the Standard IIC 2-wire protocol. They are
designed to minimize device pin count and simplify PC board
layout requirements.
The upper half (upper 8Kbit) of the memory of the FM24C17U can
be write protected by connecting the WP pin to V
CC
. This section of
memory then becomes unalterable unless WP is switched to V
SS
.
This communications protocol uses CLOCK (SCL) and DATA
I/O (SDA) lines to synchronously clock data between the master
(for example a microprocessor) and the slave EEPROM device(s).
The Standard IIC protocol allows for a maximum of 16K of
EEPROM memory which is supported by the Fairchild family in
2K, 4K, 8K, and 16K devices, allowing the user to configure the
memory as the application requires with any combination of
EEPROMs. In order to implement higher EEPROM memory
densities on the IIC bus, the Extended IIC protocol must be used.
(Refer to the FM24C32 or FM24C65 datasheets for more informa-
tion.)
Fairchild EEPROMs are designed and tested for applications requir-
ing high endurance, high reliability and low power consumption.
Features
I
Extended operating voltage 2.7V 鈥?5.5V
I
400 KHz clock frequency (F) at 2.7V - 5.5V
I
200碌A(chǔ) active current typical
10碌A(chǔ) standby current typical
1碌A(chǔ) standby current typical (L)
0.1碌A(chǔ) standby current typical (LZ)
I
IIC compatible interface
鈥?Provides bi-directional data transfer protocol
I
Sixteen byte page write mode
鈥?Minimizes total write time per byte
I
Self timed write cycle
Typical write cycle time of 6ms
I
Hardware Write Protect for upper half (FM24C17U only)
I
Endurance: 1,000,000 data changes
I
Data retention greater than 40 years
I
Packages available: 8-pin DIP, 8-pin SO, and 8-pin TSSOP
I
Available in three temperature ranges
- Commercial: 0擄 to +70擄C
- Extended (E): -40擄 to +85C
- Automotive (V): -40擄 to +125擄C
Block Diagram
VCC
VSS
WP
H.V. GENERATION
TIMING &CONTROL
START
STOP
LOGIC
CONTROL
LOGIC
SLAVE ADDRESS
REGISTER
E2PROM
ARRAY
SDA
SCL
XDEC
WORD
ADDRESS
COUNTER
R/W
YDEC
CK
DIN
DATA REGISTER
DOUT
漏 2000 Fairchild Semiconductor International
FM24C16U/17U Rev. A.3
1
www.fairchildsemi.com

FM24C16U相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！