音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

EDD1216AATA-5C-E Datasheet

  • EDD1216AATA-5C-E

  • 128M bits DDR SDRAM (8M words x 16 bits, DDR400)

  • 48頁

  • ELPIDA

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

DATA SHEET
128M bits DDR SDRAM
EDD1216AATA-5 (8M words
脳
16 bits, DDR400)
Description
The EDD1216AATA is a 128M bits Double Data Rate
(DDR) SDRAM organized as 2,097,154 words
脳
16 bits
脳
4 banks. Read and write operations are performed at
the cross points of the CK and the /CK. This high-
speed data transfer is realized by the 2 bits prefetch-
pipelined architecture. Data strobe (DQS) both for
read and write are available for high speed and reliable
data bus design. By setting extended mode register,
the on-chip Delay Locked Loop (DLL) can be set
enable or disable. It is packaged in 66-pin plastic
TSOP (II).
Pin Configurations
/xxx indicates active low signal.
66-pin Plastic TSOP(II)
VDD
DQ0
VDDQ
DQ1
DQ2
VSSQ
DQ3
DQ4
VDDQ
DQ5
DQ6
VSSQ
DQ7
NC
VDDQ
LDQS
NC
VDD
NC
LDM
/WE
/CAS
/RAS
/CS
NC
BA0
BA1
A10(AP)
A0
A1
A2
A3
VDD
Features
鈥?/div>
Power supply: VDD ,VDDQ = 2.6V
鹵
0.1V
鈥?/div>
Data rate: 400Mbps (max.)
鈥?/div>
Double Data Rate architecture; two data transfers per
clock cycle
鈥?/div>
Bi-directional, data strobe (DQS) is transmitted
/received with data, to be used in capturing data at
the receiver
鈥?/div>
Data inputs, outputs, and DM are synchronized with
DQS
鈥?/div>
4 internal banks for concurrent operation
鈥?/div>
DQS is edge aligned with data for READs; center
aligned with data for WRITEs
鈥?/div>
Differential clock inputs (CK and /CK)
鈥?/div>
DLL aligns DQ and DQS transitions with CK
transitions
鈥?/div>
Commands entered on each positive CK edge; data
and data mask referenced to both edges of DQS
鈥?/div>
Data mask (DM) for write data
鈥?/div>
Auto precharge option for each burst access
鈥?/div>
SSTL_2 compatible I/O
鈥?/div>
Programmable burst length (BL): 2, 4, 8
鈥?/div>
Programmable /CAS latency (CL): 3
鈥?/div>
Programmable output driver strength: normal/weak
鈥?/div>
Refresh cycles: 4096 refresh cycles/64ms
錚?/div>
15.6碌s maximum average periodic refresh interval
鈥?/div>
2 variations of refresh
錚?/div>
Auto refresh
錚?/div>
Self refresh
鈥?/div>
TSOP (II) package with lead free solder (Sn-Bi)
錚?/div>
RoHS compliant
Document No. E0443E40 (Ver. 4.0)
Date Published October 2005 (K) Japan
Printed in Japan
URL: http://www.elpida.com
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
(Top view)
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
VSS
DQ15
VSSQ
DQ14
DQ13
VDDQ
DQ12
DQ11
VSSQ
DQ10
DQ9
VDDQ
DQ8
NC
VSSQ
UDQS
NC
VREF
VSS
UDM
/CK
CK
CKE
NC
NC
A11
A9
A8
A7
A6
A5
A4
VSS
A0 to A11
BA0, BA1
DQ0 to DQ15
UDQS/LDQS
/CS
/RAS
/CAS
/WE
UDM/LDM
CK
/CK
CKE
VREF
VDD
VSS
VDDQ
VSSQ
NC
Address input
Bank select address
Data-input/output
Input and output data strobe
Chip select
Row address strobe command
Column address strobe command
Write enable
Input mask
Clock input
Differential clock input
Clock enable
Input reference voltage
Power for internal circuit
Ground for internal circuit
Power for DQ circuit
Ground for DQ circuit
No connection
錚〦lpida
Memory, Inc. 2003-2005

EDD1216AATA-5C-E相關型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！