音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

EBD52UD6ADSA-7B Datasheet

  • EBD52UD6ADSA-7B

  • 512MB DDR SDRAM SO-(64M words x 64 bits, 2 Ranks)

  • 253.15KB

  • 19頁(yè)

  • ELPIDA

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DATA SHEET
512MB DDR SDRAM SO-DIMM
EBD52UD6ADSA
(64M words
脳
64 bits, 2 Ranks)
Description
The EBD52UD6ADSA is 64M words
脳
64 bits, 2 ranks
Double Data Rate (DDR) SDRAM Small Outline Dual
In-line Memory Module, mounting 8 pieces of 512M
bits DDR SDRAM sealed in TSOP package. Read and
write operations are performed at the cross points of
the CK and the /CK. This high-speed data transfer is
realized by the 2 bits prefetch-pipelined architecture.
Data strobe (DQS) both for read and write are available
for high speed and reliable data bus design. By setting
extended mode register, the on-chip Delay Locked
Loop (DLL) can be set enable or disable. This module
provides high density mounting without utilizing surface
mount technology. Decoupling capacitors are mounted
beside each TSOP on the module board.
Features
鈥?/div>
200-pin socket type small outline dual in line memory
module (SO-DIMM)
錚?/div>
PCB height: 31.75mm
錚?/div>
Lead pitch: 0.6mm
鈥?/div>
2.5V power supply
鈥?/div>
Data rate: 333Mbps/266Mbps (max.)
鈥?/div>
2.5 V (SSTL_2 compatible) I/O
鈥?/div>
Double Data Rate architecture; two data transfers per
clock cycle
鈥?/div>
Bi-directional, data strobe (DQS) is transmitted
/received with data, to be used in capturing data at
the receiver
鈥?/div>
Data inputs, outputs and DM are synchronized with
DQS
鈥?/div>
4 internal banks for concurrent operation
(Component)
鈥?/div>
DQS is edge aligned with data for READs; center
aligned with data for WRITEs
鈥?/div>
Differential clock inputs (CK and /CK)
鈥?/div>
DLL aligns DQ and DQS transitions with CK
transitions
鈥?/div>
Commands entered on each positive CK edge; data
referenced to both edges of DQS
鈥?/div>
Data mask (DM) for write data
鈥?/div>
Auto precharge option for each burst access
鈥?/div>
Programmable burst length: 2, 4, 8
鈥?/div>
Programmable /CAS latency (CL): 2, 2.5
鈥?/div>
Refresh cycles: (8192 refresh cycles /64ms)
錚?/div>
7.8碌s maximum average periodic refresh interval
鈥?/div>
2 variations of refresh
錚?/div>
Auto refresh
錚?/div>
Self refresh
Document No. E0425E30 (Ver. 3.0)
Date Published January 2004 (K) Japan
URL: http://www.elpida.com
錚〦lpida
Memory , Inc. 2003-2004

EBD52UD6ADSA-7B相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！