音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DO-DI-PCI32-IP Datasheet

  • DO-DI-PCI32-IP

  • Peripheral Miscellaneous

  • 5頁(yè)

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

0
LogiCORE PCI32 Interface v3.0
DS 206 (v1.2) July 19, 2002
0
0
Data Sheet, v3.0.100
Introduction
With the Xilinx LogiCORE PCI Interface, a designer can
build a customized, fully PCI 2.3-compliant core with the
highest possible sustained performance, 528 Mbytes/sec.
LogiCORE Facts
PCI64 Resource Utilization
1
Slice Four Input LUTs
Slice Flip Flops
IOB Flip Flops
IOBs
TBUFs
GCLKs
PCI32 Resource Utilization
1
Slice Four Input LUTs
Slice Flip Flops
IOB Flip Flops
IOBs
TBUFs
GCLKs
Provided with Core
Documentation
Design File Formats
Constraint Files
Example Design
Xilinx Tools
Tested Entry and
Verification Tools
3
PCI Design Guide
PCI Implementation Guide
Verilog/VHDL Simulation Model
NGO Netlist
User Constraint Files (UCF)
Guide Files (NCD)
Verilog/VHDL Example Design
v4.2i, Service Pack 3
Synplicity Synplify
Synopsys FPGA Express
Exemplar Leonardo Spectrum
Xilinx XST
4
Cadence Verilog XL
Model Technology ModelSim
553
566
97
50
288
1
2
724
732
176
89
352
1
2
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Fully PCI 2.3-compliant core, 64/32-bit, 66/33 MHz
interface
Customizable, programmable, single-chip solution
Predefined implementation for predictable timing
Incorporates Xilinx Smart-IP Technology
3.3 V operation at 0-66 MHz
5.0 V operation at 0-33 MHz
Fully verified design tested with Xilinx proprietary
testbench and hardware
Available for configuration and download on the web:
-
-
鈥?/div>
鈥?/div>
Web-based Configuration and Download Tool
Web-based User Constraint File Generator Tool
CardBus compliant
Supported initiator functions:
-
-
-
-
Configuration Read, Configuration Write
Memory Read, Memory Write, MRM, MRL
Interrupt Acknowledge, Special Cycles
I/O Read, I/O Write
Type 0 Configuration Space Header
Up to 3 Base Address Registers (MEM or I/O with
adjustable block size from 16 bytes to 2 Gbytes)
Medium Decode Speed
Parity Generation, Parity Error Detection
Configuration Read, Configuration Write
Memory Read, Memory Write, MRM, MRL
Interrupt Acknowledge
I/O Read, I/O Write
Target Abort, Target Retry, Target Disconnect
鈥?/div>
Supported target functions:
-
-
-
-
-
-
-
-
-
Design Tool Requirements
1. The resource utilization depends on configuration of the interface and the user
design. Unused resources are trimmed by the Xilinx technology mapper. The utili-
zation figures reported in this table are representative of a maximum configuration.
2. Designs running at 66 MHz in devices other than Virtex-II require one GCLKIOB
and two GCLKs.
3. See the implementation guide or product release notes for current supported ver-
sions.
4. XST is command line option only. See Implementation Guide for details.
漏 2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other
trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this fea-
ture, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may
require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warran-
ties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.
DS 206 (v1.2) July 19, 2002
Data Sheet, v3.0.100
www.xilinx.com
1-800-255-7778
1

DO-DI-PCI32-IP相關(guān)型號(hào)PDF文件下載

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù):
賣(mài)家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn),您的參與是維庫(kù)提升服務(wù)的動(dòng)力!意見(jiàn)一經(jīng)采納,將有感恩紅包奉上哦!