音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DS92LV1212TMSA Datasheet

  • DS92LV1212TMSA

  • 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embe...

  • 320.21KB

  • 13頁

  • NSC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DS92LV1212 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock
Recovery
April 1999
DS92LV1212
16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer
with Embedded Clock Recovery
General Description
The DS92LV1212 is an upgrade of the DS92LV1210. It
maintains all of the features of the DS92LV1210 with the ad-
ditional capability of locking to the incoming data stream
without the need of SYNC patterns. This makes the
DS92LV1212 useful in applications where the Deserializer
must be operated 鈥渙pen-loop鈥?鈥?without a feedback path
from the Deserializer to the Serializer. The DS92LV1212 is
designed to be used with the DS92LV1021 Bus LVDS Serial-
izer. The DS92LV1212 receives a Bus LVDS serial data
stream and transforms it into a 10-bit wide parallel data bus
and separate clock. The reduced cable, PCB trace count
and connector size saves cost and makes PCB layout
easier. Clock-to-data and data-to-data skews are eliminated
since one input receives both clock and data bits serially.
The powerdown pin is used to save power by reducing the
supply current when the device is not in use. The Deserial-
izer will establish lock to a synchronization pattern within
specified lock times but it can also lock to a data stream with-
out SYNC patterns.
Features
n
Clock recovery without SYNC patterns-random lock
n
Guaranteed transition every data transfer cycle
n
Chipset (Tx + Rx) power consumption
<
300mW (typ)
@
40MHz
n
Single differential pair eliminates multi-channel skew
n
400 Mbps serial Bus LVDS bandwidth (at 40 MHz clock)
n
10-bit parallel interface for 1 byte data plus 2 control bits
or UTOPIA I Interface
n
Synchronization mode and LOCK indicator
n
Flow-through pinout for easy PCB layout
n
High impedance on receiver inputs when power is off
n
Programmable edge trigger on clock
n
Footprint compatible with DS92LV1210
n
Small 28-lead SSOP package-MSA
Block Diagram
DS100982-1
TRI-STATE
廬
is a registered trademark of National Semiconductor Corporation.
漏 1999 National Semiconductor Corporation
DS100982
www.national.com

DS92LV1212TMSA 產(chǎn)品屬性

  • 47

  • 集成電路 (IC)

  • 接口 - 串行器，解串行器

  • -

  • 解串器

  • 400Mbps

  • LVDS

  • 并聯(lián)

  • 1

  • 10

  • 3 V ~ 3.6 V

  • -40°C ~ 85°C

  • 表面貼裝

  • 28-SSOP（0.209"，5.30mm 寬）

  • 28-SSOP

  • 管件

  • *DS92LV1212TMSA

DS92LV1212TMSA相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！