音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DS92LV090ATVEH Datasheet

  • DS92LV090ATVEH

  • 9 Channel Bus LVDS Transceiver

  • 9頁(yè)

  • NSC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DS92LV090A9 Channel Bus LVDS Transceiver
April 2000
DS92LV090A
9 Channel Bus LVDS Transceiver
General Description
The DS92LV090A is one in a series of Bus LVDS transceiv-
ers designed specifically for the high speed, low power pro-
prietary backplane or cable interfaces. The device operates
from a single 3.3V power supply and includes nine differen-
tial line drivers and nine receivers. To minimize bus loading,
the driver outputs and receiver inputs are internally con-
nected. The separate I/O of the logic side allows for loop
back support. The device also features a flow through pin out
which allows easy PCB routing for short stubs between its
pins and the connector.
The driver translates 3V TTL levels (single-ended) to differ-
ential Bus LVDS (BLVDS) output levels. This allows for high
speed operation, while consuming minimal power with re-
duced EMI. In addition, the differential signaling provides
common mode noise rejection of
鹵
1V.
The receiver threshold is less than
鹵
100 mV over a
鹵
1V
common mode range and translates the differential Bus
LVDS to standard (TTL/CMOS) levels. (See Applications In-
formation Section for more details.)
Features
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
Bus LVDS Signaling
3.2 nanosecond propagation delay max
Chip to Chip skew
鹵
800ps
Low power CMOS design
High Signaling Rate Capability (above 100 Mbps)
0.1V to 2.3V Common Mode Range for V
ID
= 200mV
鹵
100 mV Receiver Sensitivity
Supports open and terminated failsafe on port pins
3.3V operation
Glitch free power up/down (Driver & Receiver disabled)
Light Bus Loading (5 pF typical) per Bus LVDS load
Designed for Double Termination Applications
Balanced Output Impedance
Product offered in 64 pin TQFP package
High impedance Bus pins on power off (V
CC
= 0V)
Driver Channel to Channel skew (same device) 230ps
typical
n
Receiver Channel to Channel skew (same device)
370ps typical
Simplified Functional Diagram
DS100111-1
TRI-STATE
廬
is a registered trademark of National Semiconductor Corporation.
漏 2000 National Semiconductor Corporation
DS100111
www.national.com

DS92LV090ATVEH 產(chǎn)品屬性

  • National Semiconductor (TI)

  • 1

  • 1

  • 100 Mbps

  • 3.3 V

  • 1740 mW

  • + 85 C

  • LQFP-64

  • Tray

  • - 40 C

  • SMD/SMT

  • 3.2 ns

  • 160

  • 3.6 V

  • 3 V

  • LVCMOS, LVTTL, LVDS

DS92LV090ATVEH相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！