音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DS90C365AMT Datasheet

  • DS90C365AMT

  • +3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Displa...

  • 12頁

  • NSC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DS90C365A +3.3V Programmable LVDS Transmitter 18-bit Flat Panel Display (FPD) Link-85 MHz
PRELIMINARY
October 2004
DS90C365A
+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel
Display Link-85 MHz
General Description
The DS90C365A is a pin to pin compatible replacement for
DS90C363, DS90C363A and DS90C365. The DS90C365A
has additional features and improvements making it an ideal
replacement for DS90C363, DS90C363A and DS90C365.
family of LVDS Transmitters.
The DS90C365A transmitter converts 21 bits of LVCMOS/
LVTTL data into four LVDS (Low Voltage Differential Signal-
ing) data streams. A phase-locked transmit clock is transmit-
ted in parallel with the data streams over the fourth LVDS
link. Every cycle of the transmit clock 21 bits RGB of input
data are sampled and transmitted. At a transmit clock fre-
quency of 85 MHz, 21 bits of RGB data and 3 bits of LCD
timing and control data (FPLINE, FPFRAME, DRDY) are
transmitted at a rate of 595 Mbps per LVDS data channel.
Using a 85 MHz clock, the data throughput is 223.125
Mbytes/sec. This transmitter can be programmed for Rising
edge strobe or Falling edge strobe through a dedicated pin.
A Rising edge or Falling edge strobe transmitter will interop-
erate with a Falling edge strobe FPDLink Receiver without
any translation logic.
This chipset is an ideal means to solve EMI and cable size
problems associated with wide, high-speed TTL interfaces
with added Spead Spectrum Clocking support..
n
No special start-up sequence required between
clock/data and /PD pins. Input signals (clock and data)
can be applied either before or after the device is
powered.
n
Support Spread Spectrum Clocking up to 100kHz
frequency modulation & deviations of
鹵
2.5% center
spread or -5% down spread.
n
鈥淚nput Clock Detection鈥?feature will pull all LVDS pairs to
logic low when input clock is missing and when /PD pin
is logic high.
n
18 to 85 MHz shift clock support
n
Tx power consumption
<
146 mW (typ)
@
85 MHz
Grayscale
n
Tx Power-down mode
<
37 uW (typ)
n
Supports VGA, SVGA, XGA, SXGA(dual pixel),
SXGA+(dual pixel), UXGA(dual pixel).
n
Narrow bus reduces cable size and cost
n
Up to 1.785 Gbps throughput
n
Up to 223.125 Megabytes/sec bandwidth
n
345 mV (typ) swing LVDS devices for low EMI
n
PLL requires no external components
n
Compliant to TIA/EIA-644 LVDS standard
n
Low profile 48-lead TSSOP package
Features
n
Pin-to-pin compatible to DS90C363, DS90C363A and
DS90C365 .
Block Diagram
DS90C365A
20100539
Order Number DS90C365AMT
See NS Package Number MTD48
漏 2004 National Semiconductor Corporation
DS201005
www.national.com

DS90C365AMT 產(chǎn)品屬性

  • National Semiconductor (TI)

  • 3

  • 21

  • 612.5 Mbps

  • 3.3 V

  • 1980 mW

  • + 70 C

  • TSSOP-48

  • Tube

  • - 10 C

  • SMD/SMT

  • 38

  • 3.6 V

  • 3 V

  • LVDS

DS90C365AMT相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！