音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DP8570AV Datasheet

  • DP8570AV

  • Timer Clock Peripheral (TCP)

  • 26頁

  • NSC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DP8570A Timer Clock Peripheral (TCP)
May 1993
DP8570A Timer Clock Peripheral (TCP)
General Description
The DP8570A is intended for use in microprocessor based
systems where information is required for multi-tasking data
logging or general time of day date information This device
is implemented in low voltage silicon gate microCMOS tech-
nology to provide low standby power in battery back-up en-
vironments The circuit鈥檚 architecture is such that it looks
like a contiguous block of memory or I O ports The address
space is organized as 2 software selectable pages of 32
bytes This includes the Control Registers the Clock Coun-
ters the Alarm Compare RAM the Timers and their data
RAM and the Time Save RAM Any of the RAM locations
that are not being used for their intended purpose may be
used as general purpose CMOS RAM
Time and date are maintained from 1 100 of a second to
year and leap year in a BCD format 12 or 24 hour modes
Day of week day of month and day of year counters are
provided Time is controlled by an on-chip crystal oscillator
requiring only the addition of the crystal and two capacitors
The choice of crystal frequency is program selectable
Two independent multifunction 10 MHz 16-bit timers are
provided These timers operate in four modes Each has its
own prescaler and can select any of 8 possible clock inputs
Thus by programming the input clocks and the timer coun-
ter values a very wide range of timing durations can be
achieved The range is from about 400 ns (4 915 MHz oscil-
lator) to 65 535 seconds (18 hrs 12 min )
Power failure logic and control functions have been integrat-
ed on chip This logic is used by the TCP to issue a power fail
interrupt and lock out the
mp
interface The time power fails
may be logged into RAM automatically when V
BB
l
V
CC
Additionally two supply pins are provided When V
BB
l
V
CC
internal circuitry will automatically switch from the main
supply to the battery supply Status bits are provided to indi-
cate initial application of battery power system power and
low battery detect
(Continued)
Features
Y
Y
Y
Y
Y
Y
Full function real time clock calendar
12 24 hour mode timekeeping
Day of week and day of years counters
Four selectable oscillator frequencies
Parallel Resonant Oscillator
Two 16-bit timers
10 MHz external clock frequency
Programmable multi-function output
Flexible re-trigger facilities
Power fail features
Internal power supply switch to external battery
Power Supply Bus glitch protection
Automatic log of time into RAM at power failure
On-chip interrupt structure
Periodic alarm timer and power fail interrupts
Up to 44 bytes of CMOS RAM
INTR MFO T1 pins programmable High Low and push-
pull or open drain
Block Diagram
TL F 8638 鈥?1
FIGURE 1
TRI-STATE is a registered trademark of National Semiconductor Corporation
C
1995 National Semiconductor Corporation
TL F 8638
RRD-B30M75 Printed in U S A

DP8570AV 產(chǎn)品屬性

  • National Semiconductor (TI)

  • Clock, Calendar, Alarm, Battery Backup, Interrupt

  • Parallel

  • DW:DM:M:Y

  • HH:MM:SS:hh

  • 32 B

  • 5.5 V

  • 4.5 V

  • + 85 C

  • - 40 C

  • SMD/SMT

  • PLCC-28

  • Tube

  • 35

DP8570AV相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！