音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DP83932CVF-25 Datasheet

  • DP83932CVF-25

  • MHz SONICTM Systems-Oriented Network Interface Controller

  • 98頁

  • NSC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DP83932C-20 25 33 MHz SONIC Systems-Oriented Network Interface Controller
July 1995
DP83932C-20 25 33 MHz SONIC
TM
Systems-Oriented Network Interface Controller
General Description
The SONIC (Systems-Oriented Network Interface Control-
ler) is a second-generation Ethernet Controller designed to
meet the demands of today鈥檚 high-speed 32- and 16-bit sys-
tems Its system interface operates with a high speed DMA
that typically consumes less than 3% of the bus bandwidth
(25 MHz bus clock) Selectable bus modes provide both big
and little endian byte ordering and a clean interface to stan-
dard microprocessors The linked-list buffer management
system of SONIC offers maximum flexibility in a variety of
environments from PC-oriented adapters to high-speed
motherboard designs Furthermore the SONIC integrates a
fully-compatible IEEE 802 3 Encoder Decoder (ENDEC) al-
lowing for a simple 2-chip solution for Ethernet when the
SONIC is paired with the DP8392 Coaxial Transceiver Inter-
face or a 10BASE-T transceiver
For increased performance the SONIC implements a
unique buffer management scheme to efficiently process
receive and transmit packets in system memory No inter-
mediate packet copy is necessary The receive buffer man-
agement uses three areas in memory for (1) allocating addi-
tional resources (2) indicating status information and (3)
buffering packet data During reception the SONIC stores
packets in the buffer area then indicates receive status and
control information in the descriptor area The system allo-
cates more memory resources to the SONIC by adding de-
scriptors to the memory resource area The transmit buffer
management uses two areas in memory one for indicating
status and control information and the other for fetching
packet data The system can create a transmit queue allow-
ing multiple packets to be transmitted from a single transmit
command The packet data can reside on any arbitrary byte
boundary and can exist in several non-contiguous locations
Features
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
32-bit non-multiplexed address and data bus
High-speed interruptible DMA
Linked-list buffer management maximizes flexibility
Two independent 32-byte transmit and receive FIFOs
Bus compatibility for all standard microprocessors
Supports big and little endian formats
Integrated IEEE 802 3 ENDEC
Complete address filtering for up to 16 physical and or
multicast addresses
32-bit general-purpose timer
Full-duplex loopback diagnostics
Fabricated in low-power CMOS
132 PQFP package
Full network management facilities support the 802 3
layer management standard
Integrated support for bridge and repeater applications
System Diagram
TL F 10492 鈥?2
TRI-STATE is a registered trademark of National Semiconductor Corporation
SONIC
TM
is a trademark of National Semiconductor Corporation
C
1995 National Semiconductor Corporation
TL F 10492
RRD-B30M105 Printed in U S A

DP83932CVF-25相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！