DM9602 Dual Retriggerable, Resettable One Shots
August 1986
Revised February 2000
DM9602
Dual Retriggerable, Resettable One Shots
General Description
These dual resettable, retriggerable one shots have two
inputs per function; one which is active HIGH, and one
which is active LOW. This allows the designer to employ
either leading-edge or trailing-edge triggering, which is
independent of input transition times. When input condi-
tions for triggering are met, a new cycle starts and the
external capacitor is allowed to rapidly discharge and then
charge again. The retriggerable feature permits output
pulse widths to be extended. In fact a continuous true out-
put can be maintained by having an input cycle time which
is shorter than the output cycle time. The output pulse may
then be terminated at any time by applying a LOW logic
level to the RESET pin. Retriggering may be inhibited by
either connecting the Q output to an active HIGH input, or
the Q output to an active LOW input.
Features
s
70 ns to
鈭?/div>
output width range
s
Resettable and retriggerable鈥?% to 100% duty cycle
s
TTL input gating鈥攍eading or trailing edge triggering
s
Complementary TTL outputs
s
Optional retrigger lock-out capability
s
Pulse width compensated for V
CC
and temperature vari-
ations
Ordering Code:
Order Number
DM9602N
Package Number
N16E
Package Description
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Connection Diagram
Logic Diagrams
Function Table
Pin Numbers
A
H鈫扡
H
X
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Don鈥檛 Care
B
L
L鈫扝
X
CLR
H
H
L
Operation
Trigger
Trigger
Reset
漏 2000 Fairchild Semiconductor Corporation
DS006611
www.fairchildsemi.com
next