DM54L10 Triple 3-Input NAND Gates
June 1989
DM54L10
Triple 3-Input NAND Gates
General Description
This device contains three independent gates each of which
performs the logic NAND function
Connection Diagram
Dual-In-Line Package
TL F 6619 鈥?1
Order Number DM54L10J or DM54L10W
See NS Package Number J14A or W14B
Function Table
Y
e
ABC
Inputs
A
X
X
L
H
B
X
L
X
H
C
L
X
X
H
Output
Y
H
H
H
L
H
e
High Logic Level
L
e
Low Logic Level
X
e
Either Low or High Logic Level
C
1995 National Semiconductor Corporation
TL F 6619
RRD-B30M105 Printed in U S A