音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

D555 Datasheet

  • D555

  • 112dB 192kHz 24-BIT SCH DAC

  • 4頁

  • ALD

掃碼查看芯片數據手冊

上傳產品規(guī)格書

PDF預覽

A
DVANCED
L
INEAR
D
EVICES,
I
NC.
ALD555
HIGH SPEED CMOS TIMER
GENERAL DESCRIPTION
The ALD555 timer is a high performance monolithic timing circuit built with
advanced silicon gate CMOS technology. It offers the benefits of high
input impedance, thereby allowing smaller timing capacitors and longer
timing cycle; high speed, with typical cycle time of 500ns; low power
dissipation for battery operated environment; reduced supply current
spikes, allowing smaller and lower cost decoupling capacitors. It is
capable of producing accurate time delays and oscillations in both
monostable and astable operation. It operates in the one-shot (mono-
stable) mode or 50% duty cycle free running oscillation mode with a single
resistor and one capacitor. The inputs and outputs are fully compatible
with CMOS, NMOS or TTL logic.
There are three matched internal resistors (approximately 200K鈩?each)
that set the threshold and trigger levels at two-thirds and one-third
respectively of V +
.
These levels can be adjusted by using the control
terminal (pin 5). When the trigger input is below the trigger level, the
output is in the high state and sourcing 2mA. When threshold input is
above the threshold level at the same time the trigger input is above the
trigger level, the internal flip-flop is reset, the output goes to the low state
and sinks up to 10mA. The reset input overrides all other inputs and when
it is active (reset voltage less than 1V), the output is in the low state.
FEATURES
鈥?Functional equivalent to NE555 with greatly expanded high
and low frequency ranges
鈥?High speed, low power, monolithic CMOS technology
鈥?Low supply current 100
A typical
鈥?Extremely low trigger, threshold and reset currents -- 1pA typical
鈥?High speed operation -- 2MHz oscillation
鈥?Low operating supply voltage 2 to 12V
鈥?Operates in both monostable and astable modes
鈥?Fixed 50% duty cycle or adjustable duty cycle
CMOS, NMOS and TTL compatible input/output
鈥?High discharge sinking current (80mA)
鈥?Low supply current spikes
ORDERING INFORMATION
Operating Temperature Range *
-55擄C to +125擄C
0擄C to +70擄C
0擄C to +70擄C
8-Pin
CERDIP
Package
ALD555 DA
8-Pin
Small Outline
Package (SOIC)
ALD555 SA
8-Pin
Plastic Dip
Package
ALD555 PA
APPLICATIONS
鈥?/div>
High speed one-shot (monostable)
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
pulse generation
Precision timing
Sequential timing
Long delay timer
Pulse width and pulse position
modulation
Missing pulse detector
Frequency divider
PIN CONFIGURATION
GROUND
TRIGGER
OUTPUT
RESET
1
2
3
4
8
7
6
5
V
+
DISCHARGE
THRESHOLD
CONTROL
TOP VIEW
DA, PA, SA PACKAGE
BLOCK DIAGRAM
V
+
(8)
RESET
(4)
THRESHOLD
(6)
CONTROL
(5)
R
R
S
DISCHARGE
(7)
R
OUTPUT
(3)
TRIGGER
(2)
R
GND
(1)
* Contact factory for industrial temperature range
漏 1998 Advanced Linear Devices, Inc. 415 Tasman Drive, Sunnyvale, California 94089 -1706 Tel: (408) 747-1155 Fax: (408) 747-1286 http://www.aldinc.com

D555相關型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    112dB 192kHz 24-BIT SCH DAC
    ALD
  • 英文版
    112dB 192kHz 24-BIT SCH DAC
    ALD [Advan...
  • 英文版
    MOS INTEGRATED CIRCUIT
    NEC
  • 英文版
    MOS INTEGRATED CIRCUIT
    NEC [NEC]

您可能感興趣的PDF文件資料

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務:
賣家服務:
技術客服:

0571-85317607

網站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號,
第一時間獲取資訊。

建議反饋

聯系人:

聯系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務的動力!意見一經采納,將有感恩紅包奉上哦!