音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CY8C20434 Datasheet

  • CY8C20434

  • PSoC㈢ Mixed-Signal Array

  • 431.91KB

  • 32頁

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

PSoC廬 Mixed-Signal Array
CY8C20234
CY8C20334 and CY8C20434
Final Data Sheet
Features
鈻?/div>
Low Power CapSense Block
鉂?/div>
Configurable Capacitive Sensing Elements
鉂?/div>
Supports Combination of CapSense Buttons,
Sliders, Touchpads and Proximity Sensors
鈻?/div>
Powerful Harvard Architecture Processor
鉂?/div>
鉂?/div>
鉂?/div>
鉂?/div>
M8C Processor Speeds Running up to 12 MHz
Low Power at High Speed
2.4V to 5.25V Operating Voltage
Industrial Temperature Range:
-40擄C to +85擄C
鈻?/div>
Complete Development Tools
鉂?/div>
Free Development Tool (PSoC Designer鈩?
鉂?/div>
Full-Featured, In-Circuit Emulator and
Programmer
鉂?/div>
Full Speed Emulation
鉂?/div>
Complex Breakpoint Structure
鉂?/div>
128K Trace Memory
鈻?/div>
Precision, Programmable Clocking
鉂?/div>
Internal 鹵5.0% 6/12 MHz Main Oscillator
鉂?/div>
Internal Low Speed Oscillator at 32 kHz for
Watchdog and Sleep
鈻?/div>
Programmable Pin Configurations
鉂?/div>
Pull Up, High Z, Open Drain, CMOS Drive
Modes on All GPIO
鉂?/div>
Up to 28 Analog Inputs on GPIO
鉂?/div>
Configurable Inputs on All GPIO
鉂?/div>
Selectable, Regulated Digital IO on Port 1
--
3.0V, 20 mA Total Port 1 Source Current
-- 5 mA Strong Drive Mode on Port 1
鈻?/div>
Versatile Analog Mux
鉂?/div>
鉂?/div>
鉂?/div>
鉂?/div>
Common Internal Analog Bus
Simultaneous Connection of IO Combinations
Comparator Noise Immunity
Low-Dropout Voltage Regulator for the Analog
Array
鈻?/div>
Additional System Resources
鉂?/div>
Configurable Communication Speeds
-- I2C: Selectable to 50 kHz, 100 kHz or
400 kHz
-- SPI : Configurable between 46.9 kHz and
3 MHz
鉂?/div>
鉂?/div>
鉂?/div>
鉂?/div>
鉂?/div>
I
2
C鈩?Slave
SPI Master and SPI Slave
Watchdog and Sleep Timers
Internal Voltage Reference
Integrated Supervisory Circuit
鈻?/div>
Flexible On-Chip Memory
鉂?/div>
8K Flash Program Storage
50,000 Erase/Write Cycles
鉂?/div>
512 Bytes SRAM Data Storage
鉂?/div>
Partial Flash Updates
鉂?/div>
Flexible Protection Modes
鉂?/div>
Interrupt Controller
鉂?/div>
In-System Serial Programming (ISSP)
PSoC廬 Functional Overview
The PSoC family consists of many
Mixed-Signal Array with On-
Chip Controller
devices. These devices are designed to replace
multiple traditional MCU-based system components with one,
low cost single-chip programmable component. A PSoC device
includes configurable analog and digital blocks, as well as pro-
grammable interconnect. This architecture allows the user to
create customized peripheral configurations, to match the
requirements of each individual application. Additionally, a fast
CPU, Flash program memory, SRAM data memory, and config-
urable IO are included in a range of convenient pinouts.
The PSoC architecture for this device family, as illustrated on
the left, is comprised of three main areas: the Core, the System
Resources, and the CapSense Analog System. A common, ver-
satile bus allows connection between IO and the analog sys-
tem. Each CY8C20x34 PSoC device includes a dedicated
CapSense block that provides sensing and scanning control cir-
cuitry for capacitive sensing applications. Depending on the
PSoC package, up to 28 general purpose IO (GPIO) are also
included. The GPIO provide access to the MCU and analog
mux.
September 18, 2006 漏 Cypress Semiconductor Corp. 2005-2006 鈥?Document No. 001-05356 Rev. *B
1
[+] Feedback

CY8C20434相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！