鈥?/div>
0.8碌 BiCMOS
Descrambler/Framer Controller (CY7C9335) completing the
four piece chipset to transfer uncompressed SMPTE-259M
encoded video over high-speed serial links (fiber, coax, and
twisted pair). SMPTE HOTLink supports SMPTE-259M-CD
standard data rates at 270 and 360 Mbps.
Figure 1
illustrates
typical connections to host systems or controllers.
Eight or ten bits of user data or protocol information are loaded
into the SMPTE HOTLink transmitter and, in DVB mode, are
encoded. Serial data is shifted out of the three differential
positive ECL (PECL) serial ports at the bit rate (which is 10
times the byte rate).
The SMPTE HOTLink receiver accepts the serial bit stream at
its differential line receiver inputs and, using a completely
integrated PLL Clock Synchronizer, recovers the timing infor-
mation necessary for data reconstruction. The bit stream is
deserialized, and in DVB mode, decoded and checked for
transmission errors. Recovered bytes are presented in parallel
to the receiving host along with a byte rate clock.
The 8B/10B encoder/decoder can be disabled in SMPTE or
DVB systems that already encode or scramble the transmitted
data. I/O signals are available to create a seamless interface
with both asynchronous FIFOs (i.e., CY7C42X) and clocked
FIFOs (i.e., CY7C44X). A Built-In Self-Test pattern generator
and checker allows testing of the transmitter, receiver, and the
connecting link as a part of a system diagnostic check.
SMPTE HOTLink devices are ideal for a variety of video appli-
cations including video transmission equipment, video
recorders, video editing equipment, and video routers.
Functional Description
The CY7B9234 SMPTE HOTLink
廬
Transmitter and
CY7B9334 SMPTE HOTLink Receiver bolt on to the SMPTE
Scrambler
Controller
(CY7C9235)
and
SMPTE
CY7B9234 Transmitter Logic Block Diagram
D
0鈭?7
(D
b
鈭?/div>
h
)
RP ENN
ENA
SC/D (D
a
)
SVS(D
j
)
FOTO
CY7B9334 Receiver Logic Block Diagram
RF
A/B
INA+
INA鈭?/div>
INB (INB+)
SI(INB鈭?)
PECL
TTL
DATA
FRAMER
CKW
ENABLE
INPUT REGISTER
SHIFTER
DECODER
REGISTER
ENCODER
CLOCK
GENERATOR
SHIFTER
SO
OUTA
OUTB
OUTC
MODE
BISTEN
TEST
LOGIC
REFCLK
MODE
BISTEN
CLOCK
SYNC
DECODER
TEST
LOGIC
OUTPUT
REGISTER
CKR
RDY
Q
0鈭?7
(Q
b
鈭?/div>
h
)
RVS(Q
j
)
SC/D (Q
a
)
Cypress Semiconductor Corporation
Document #: 38-02014 Rev. *A
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised April 27, 2004
next
CY7B9334-400JC相關型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
Industrial Control IC
ETC
-
英文版
Industrial Control IC
-
英文版
Industrial Control IC
ETC
-
英文版
Industrial Control IC
-
英文版
Industrial Control IC
ETC
-
英文版
Industrial Control IC
-
英文版
Industrial Control IC
ETC
-
英文版
Industrial Control IC
-
英文版
1Kx8 Dual-Port Static RAM
CYPRESS
-
英文版
1Kx8 Dual-Port Static RAM
CYPRESS [C...
-
英文版
4K x 8 Dual-Port Static RAMs and 4K x 8 Dual-Port Static RAM...
CYPRESS
-
英文版
4K x 8 Dual-Port Static RAMs and 4K x 8 Dual-Port Static RAM...
CYPRESS [C...
-
英文版
4K x 8 Dual-Port Static RAMs and 4K x 8 Dual-Port Static RAM...
CYPRESS
-
英文版
4K x 8 Dual-Port Static RAMs and 4K x 8 Dual-Port Static RAM...
CYPRESS [C...
-
英文版
4K x 8 Dual-Port Static RAMs and 4K x 8 Dual-Port Static RAM...
CYPRESS
-
英文版
4K x 8 Dual-Port Static RAMs and 4K x 8 Dual-Port Static RAM...
CYPRESS [C...
-
英文版
4K x8/9 Dual-Port Static RAM with Sem, Int, Busy
CYPRESS
-
英文版
4K x8/9 Dual-Port Static RAM with Sem, Int, Busy
CYPRESS [C...
-
英文版
4K x8/9 Dual-Port Static RAM with Sem, Int, Busy
CYPRESS
-
英文版
4K x8/9 Dual-Port Static RAM with Sem, Int, Busy
CYPRESS [C...