音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CY37512P352-83BGC Datasheet

  • CY37512P352-83BGC

  • Electrically-Erasable Complex PLD

  • 66頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

1Ultra37000
Features
Family
Ultra37000: December 13, 1996
Revision: March 15, 2001
Ultra37000鈩?CPLD Family
5V, 3.3V, ISR鈩?High-Performance CPLDs
Features
鈥?In-System Reprogrammable鈩?(ISR鈩? CMOS CPLDs
鈥?JTAG interface for reconfigurability
鈥?Design changes don鈥檛 cause pinout changes
鈥?Design changes don鈥檛 cause timing changes
鈥?High density
鈥?32 to 512 macrocells
鈥?32 to 264 I/O pins
鈥?5 dedicated inputs including 4 clock pins
鈥?Simple timing model
鈥?No fanout delays
鈥?No expander delays
鈥?No dedicated vs. I/O pin delays
鈥?No additional delay through PIM
鈥?No penalty for using full 16 product terms
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?No delay for steering or sharing product terms
3.3V and 5V versions
PCI Compatible
[1]
Programmable Bus-Hold capabilities on all I/Os
Intelligent product term allocator provides:
鈥?0 to 16 product terms to any macrocell
鈥?Product term steering on an individual basis
鈥?Product term sharing among local macrocells
鈥?Flexible clocking
鈥?4 synchronous clocks per device
鈥?Product Term clocking
鈥?Clock polarity control per logic block
鈥?Consistent package/pinout offering across all densities
鈥?Simplifies design migration
鈥?Same pinout for 3.3V and 5.0V devices
鈥?Packages
鈥?44 to 400 Leads in PLCC, CLCC, PQFP, TQFP, CQFP,
BGA, and Fine-Pitch BGA packages
General Description
The Ultra37000鈩?family of CMOS CPLDs provides a range of
high-density programmable logic solutions with unparalleled
system performance. The Ultra37000 family is designed to
bring the flexibility, ease of use, and performance of the 22V10
to high-density CPLDs. The architecture is based on a number
of logic blocks that are connected by a Programmable Inter-
connect Matrix (PIM). Each logic block features its own prod-
uct term array, product term allocator, and 16 macrocells. The
PIM distributes signals from the logic block outputs and all in-
put pins to the logic block inputs.
All of the Ultra37000 devices are electrically erasable and In-
System Reprogrammable (ISR), which simplifies both design
and manufacturing flows, thereby reducing costs. The ISR fea-
ture provides the ability to reconfigure the devices without hav-
ing design changes cause pinout or timing changes. The
Cypress ISR function is implemented through a JTAG-compli-
ant serial interface. Data is shifted in and out through the TDI
and TDO pins, respectively. Because of the superior routability
and simple timing model of the Ultra37000 devices, ISR allows
users to change existing logic designs while simultaneously
fixing pinout assignments and maintaining system perfor-
mance.
The entire family features JTAG for ISR and boundary scan,
and is compatible with the PCI Local Bus specification, meet-
ing the electrical and timing requirements. The Ultra37000
family features user programmable bus-hold capabilities on all
I/Os.
Ultra37000 5.0V Devices
The Ultra37000 devices operate with a 5V supply and can sup-
port 5V or 3.3V I/O levels. V
CCO
connections provide the ca-
pability of interfacing to either a 5V or 3.3V bus. By connecting
the V
CCO
pins to 5V the user insures 5V TTL levels on the
outputs. If V
CCO
is connected to 3.3V the output levels meet
3.3V JEDEC standard CMOS levels and are 5V tolerant.
These devices require 5V ISR programming.
Ultra37000V 3.3V Devices
Devices operating with a 3.3V supply require 3.3V on all V
CCO
pins, reducing the device鈥檚 power consumption. These devices
support 3.3V JEDEC standard CMOS output levels, and are
5V tolerant. These devices allow 3.3V ISR programming.
Note:
1. Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to V
CC
, PCI V
IH
=2V.
Cypress Semiconductor Corporation
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134
鈥?/div>
408-943-2600
March 15, 2001

CY37512P352-83BGC相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Cypress Semiconductor [PTG Programming Kit]
    CYPRESS
  • 英文版
    5V, 3.3V, ISR High-Performance CPLDs
    CYPRESS [C...
  • 英文版
    Ultra37000 ISR Programming Kit
    Cypress
  • 英文版
    5V, 3.3V, ISR⑩ High-Performance CPLDs
    CYPRESS
  • 英文版
    5V, 3.3V, ISR⑩ High-Performance CPLDs
    CYPRESS [C...
  • 英文版
    5V, 3.3V, ISR⑩ High-Performance CPLDs
    CYPRESS
  • 英文版
    5V, 3.3V, ISR⑩ High-Performance CPLDs
    CYPRESS [C...
  • 英文版
    5V, 3.3V, ISR⑩ High-Performance CPLDs
    CYPRESS
  • 英文版
    5V, 3.3V, ISR⑩ High-Performance CPLDs
    CYPRESS [C...
  • 英文版
    5V, 3.3V, ISR⑩ High-Performance CPLDs
    CYPRESS
  • 英文版
    5V, 3.3V, ISR⑩ High-Performance CPLDs
    CYPRESS [C...
  • 英文版
    Cypress Semiconductor [5V, 3.3V, ISR High-Performance CPLDs...
    CYPRESS
  • 英文版
    5V, 3.3V, ISR⑩ High-Performance CPLDs
    CYPRESS
  • 英文版
    5V, 3.3V, ISR⑩ High-Performance CPLDs
    CYPRESS [C...
  • 英文版
    5V, 3.3V, ISR⑩ High-Performance CPLDs
    CYPRESS
  • 英文版
    5V, 3.3V, ISRTM High-Performance CPLDs
    CYPRESS
  • 英文版
    5V, 3.3V, ISRTM High-Performance CPLDs
    CYPRESS [C...
  • 英文版
    5V, 3.3V, ISR⑩ High-Performance CPLDs
    CYPRESS
  • 英文版
    5V, 3.3V, ISR⑩ High-Performance CPLDs
    CYPRESS [C...
  • 英文版
    Programmable Logic
    ETC

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！