音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CY3672ADP000 Datasheet

  • CY3672ADP000

  • One-PLL General Purpose Flash Programmable Clock Generator

  • 9頁

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

CY22050
One-PLL General Purpose
Flash Programmable Clock Generator
Features
鈥?Integrated phase-locked loop (PLL)
鈥?Commercial and Industrial operation
鈥?Flash-programmable
Benefits
Internal PLL to generate six outputs up to 200 MHz. Able to generate
custom frequencies from an external reference crystal or a driven source.
Performance guaranteed for applications that require an extended temper-
ature range.
Reprogrammable technology allows easy customization, quick turnaround
on design changes and product performance enhancements, and better
inventory control. Parts can be reprogrammed up to 100 times, reducing
inventory of custom parts and providing an easy method for upgrading
existing designs.
In-house programming of samples and prototype quantities is available
using the CY3672 FTG Development Kit. Production quantities are
available through Cypress鈥檚 value-added distribution partners or by using
third party programmers from BP Microsystems, HiLo Systems, and
others.
High performance suited for commercial, industrial, networking, telecomm
and other general-purpose applications.
Application compatibility in standard and low-power systems.
Industry standard packaging saves on board space.
Input Frequency Range
8 MHz鈥?0 MHz (external crystal)
1 MHz鈥?33 MHz (driven clock)
8 MHz鈥?0 MHz (external crystal)
1 MHz鈥?33 MHz (driven clock)
Output Frequency Range
80 kHz鈥?00 MHz (3.3V)
80 KHz鈥?66.6 MHz (2.5V)
80 kHz鈥?66.6 MHz (3.3V)
80 KHz鈥?50 MHz (2.5V)
Specifications
Field-programmable
commercial temperature
Field-programmable
industrial temperature
LCLK1
Divider
Bank 1
Output
Select
Matrix
VCO
P
PLL
Divider
Bank 2
CLK5
CLK6
LCLK2
LCLK3
LCLK4
鈥?Field-programmable
鈥?Low-skew, low-jitter, high-accuracy outputs
鈥?3.3V operation with 2.5V output option
鈥?16-lead TSSOP
Part Number
CY22050FC
CY22050FI
Outputs
6
6
Logic Block Diagram
XIN
XOUT
OSC.
Q
OE
VDD
AVDD AVSS
VSS
VDDL
VSSL
PWRDWN
Pin Configuration
XIN
VDD
AVDD
PWRDWN
AVSS
VSSL
LCLK1
LCLK2
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
XOUT
CLK6
CLK5
VSS
LCLK4
VDDL
OE
LCLK3
Cypress Semiconductor Corporation
Document #: 38-07006 Rev. *D
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised January 29, 2005

CY3672ADP000相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Stepper System Controller
    ETC
  • 英文版
    Stepper System Controller
    ETC [ETC]
  • 英文版
    Quartz Crystal Leaded HC49 Crystal
    CRYSTEKCRYSTAL&...
  • 英文版
    Warp2ISR Verilog ISR?Design Kit for CPLDs
    Cypress
  • 英文版
    PTG Programming Kit
    CYPRESS [C...
  • 英文版
    PTG Programming Kit
    CYPRESS [C...
  • 英文版
    PTG Programming Kit
    CYPRESS [C...
  • 英文版
    Very Low Jitter Field and Factory Programmable Clock Generat...
    CYPRESS [C...
  • 英文版
    Design Kit for CPLDs
    CYPRESS
  • 英文版
    Design Kit for CPLDs
    CYPRESS [C...
  • 英文版
    WirelessUSB MFG Test Kit
    Cypress Semiconductor
  • 英文版
    KIT DEV WIRELESS USB
    Cypress Semiconductor
  • 英文版
    KIT DEV WIRELESS USB GAMING
    Cypress Semiconductor
  • 英文版
    KIT DEV WIRELESS USB
    Cypress Semiconductor
  • 英文版
    The Cypress USB Developer?s Kit is a powerful tool that enab...
    CYPRESS
  • 英文版
    The Cypress USB Developer?s Kit is a powerful tool that enab...
    CYPRESS [C...
  • 英文版
    The Cypress USB Developer?s Kit is a powerful tool that enab...
    CYPRESS
  • 英文版
    The Cypress USB Developer?s Kit is a powerful tool that enab...
    CYPRESS [C...
  • 英文版
    WirelessUSB PRoC Development Kit Tutorial(無線USB PRoC開發(fā)工...
    Cypress Semiconductor
  • 英文版
    EZ-OTG Programmable USB On-The-Go Host/Peripheral Controller
    CYPRESS

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!