音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CY2DP314OXIT Datasheet

  • CY2DP314OXIT

  • 1 of 2:4 Differential Clock/Data Fanout Buffer

  • 9頁

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

CY2DP314
1 of 2:4 Differential Clock/Data Fanout Buffer
Features
鈥?Four ECL/PECL differential outputs
鈥?One ECL/PECL differential or single-ended inputs
(CLKA)
鈥?One HSTL differential or single-ended inputs (CLKB)
鈥?Hot-swappable/-insertable
鈥?50-ps output-to-output skew
鈥?150-ps device-to-device skew
鈥?400-ps propagation delay (typical)
鈥?0.8-ps RMS period jitter (max.)
鈥?1.5-GHz operation (2.7-GHz maximum toggle
frequency)
鈥?PECL and HSTL mode supply range: V
CC
= 2.5V鹵 5% to
3.3V鹵5% with V
EE
= 0V
鈥?ECL mode supply range: V
E E
= 鈥?.5V鹵 5% to 鈥?.3V鹵5%
with V
CC
= 0V
鈥?Industrial temperature range: 鈥?0擄C to 85擄C
鈥?20-pin SSOP package
鈥?Temperature compensation like 100K ECL
Functional Description
The CY2DP314 is a low-skew, low propagation delay 2-to-4
differential fanout buffer targeted to meet the requirements of
high-performance clock and data distribution applications. The
device is implemented on SiGe technology and has a fully
differential internal architecture that is optimized to achieve
low signal skews at operating frequencies of up to 1.5 GHz (full
swing).
The device features two differential input paths that are multi-
plexed internally. This mux is controlled by the CLK_SEL pin.
The CY2DP314 may function not only as a differential clock
buffer but also as a signal-level translator and fanout on HSTL
or LVCMOS /LVTTL single-ended signal to four ECL/PECL
differential loads.
Since the CY2DP314 introduces negligible jitter to the timing
budget, it is the ideal choice for distributing high frequency,
high precision clocks across back-planes and boards in
communication systems. Furthermore, advanced circuit
design schemes, such as internal temperature compensation,
ensure that the CY2DP314 delivers consistent performance
over various platforms.
Block Diagram
VCC
CLKA
CLKA#
Q0
Q0#
Pin Configuration
VCC
NC
VCC
CLK_SEL
CLKA
CLKA#
CLKB
CLKB#
VEE
VCC
CY2DP314
Q1
Q1#
VEE
VCC
CLKB
CLKB#
Q2
Q2#
VEE
CLK_SEL
Q3
Q3#
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VCC
Q0
Q0#
Q1
Q1#
Q2
Q2#
Q3
Q3#
VCC
20 pin SSOP
VEE
Cypress Semiconductor Corporation
Document #: 38-07550 Rev.*E
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised September 27, 2004

CY2DP314OXIT相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！