鈥?/div>
Description
The Cypress series of network circuits is produced using
advanced 0.35-micron CMOS technology, achieving the
industries fastest logic and buffers.
The Cypress CY2CC1810 fanout buffer features one input and
ten three-state outputs.
Designed for data communications clock management appli-
cations, the large fanout from a single input reduces loading
on the input clock.
AVCMOS-type outputs dynamically adjust for variable
impedance-matching and eliminate the need for series-
damping resistors; they also reduce noise overall.
Block Diagram
Q1
OE#
Q2
Q3
Q4
Q5
IN
Q6
Q7
Q8
Q9
Q 10
OUTPUT
(AVCMOS)
Pin Configuration
VDD
GND
Q10
VDD
Q9
OE#
IN
GND
GND
Q8
VDD
Q7
GND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
CY2CC1810
GND
Q1
VDD
Q2
GND
Q3
Q4
GND
Q5
VDD
Q6
GND
GND
24 pin SOIC/SSOP
Pin Description
Pin Number
1,7,8,12,13,17,20,24
3,10,15,22
5
6
2,4,9,11,14,16,18,19,21,23
Pin Name
G
ND
V
DD
OE#
IN
Q10........Q1
Ground
Power Supply
Output Enable
Input
Output
Pin Description
Power
Power
LVTTL/LVCMOS
LVTTL/LVCMOS
AVCMOS
Cypress Semiconductor Corporation
Document #: 38-07055 Rev. *C
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134 鈥?408-943-2600
Revised December 14, 2002
next