錚?/div>
CK410M
鈥?Supports Intel
Pentium
廬
-M
CPU
鈥?Selectable CPU frequencies
鈥?Differential CPU clock pairs
鈥?100-MHz differential SRC clocks
鈥?96-MHz differential dot clock
鈥?48-MHz USB clocks
鈥?SRC clocks independently stoppable through
CLKREQ#[A:B]
鈥?33-MHz PCI clock
鈥?Low-voltage frequency select input
鈥?I
2
C support with readback capabilities
鈥?Ideal Lexmark Spread Spectrum profile for maximum
electromagnetic interference (EMI) reduction
鈥?3.3V power supply
鈥?56-pin TSSOP package
CPU
x2 / x3
SRC
x6 / x7
PCI
x6
REF
x1
DOT96
x1
USB_48
x1
Block Diagram
XIN
XOUT
CPU_STP#
PCI_STP#
CLKREQ[A:B]#
FS_[C:A]
VTT_PWRGD#
IREF
Pin Configuration
VDD_PCI
VSS_PCI
PCI3
VDD_CPU
PCI4
CPUT[0:1], CPUC[0:1],
CPU(T/C)2_ITP]
PCI5
VDD_SRC
VSS_PCI
SRCT[0:5], SRCC[0:5]
VDD_PCI
PCIF0/ITP_EN
PCIF1
VTT_PWRGD#/PD
VDD_PCI
VDD_48
PCI[2:5]
USB_48/FS_A
VDD_PCIF
VSS_48
PCIF[0:1]
DOT96T
DOT96C
VDD_48 MHz
FS_B/TEST_MODE
DOT96T
SRCT0
DOT96C
SRCC0
USB_48
SRCT1
SRCC1
VDD_SRC
SRCT2
SRCC2
SRCT3
SRCC3
SRC4_SATAT
SRC4_SATAC
VDD_SRC
VDD_REF
REF
XTAL
OSC
PLL1
PLL Ref Freq
Divider
Network
PD
PLL2
SDATA
SCLK
I
2
C
Logic
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
PCI2
PCI_STP#
CPU_STP#
FS_C/TEST_SEL
REF
VSS_REF
XIN
XOUT
VDD_REF
SDATA
SCLK
VSS_CPU
CPUT0
CPUC0
VDD_CPU
CPUT1
CPUC1
IREF
VSSA
VDDA
CPUT2_ITP/SRCT7
CPUC2_ITP/SRCC7
VDD_SRC
CLKREQA#
CLKREQB#
SRCT5
SRCC5
VSS_SRC
56 TSSOP
Cypress Semiconductor Corporation
Document #: 38-07679 Rev. **
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised July 13, 2004
CY28441
next