CY26114
One-PLL Clock Generator
Features
鈥?Integrated phase-locked loop
鈥?Low skew, low jitter, high accuracy outputs
鈥?3.3V Operation with 2.5 V Output Option
Part Number
CY26114
Outputs
4
Input Frequency
25MHz Crystal Input
Benefits
Internal PLL with up to 333 MHz internal operation
Meets critical timing requirements in complex system designs
Enables application compatibility
Output Frequency Range
2 copies of 100MHz, 1 copy of 50MHz,
1 copy 25/33/50/66MHz (frequency selectable)
Logic Block Diagram
XIN
XOUT
P
OSC.
Q
桅
VCO
OUTPUT
MULTIPLEXER
AND
DIVIDERS
100MHz
100MHz
50MHz
Pin Configurations
16-pin TSSOP
XIN
VDD
AVDD
FS0
AVSS
VSSL
LCLK1
LCLK2
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
XOUT
CLK4
CLK3
VSS
N/C
VDDL
FS1
N/C
PLL
FS0
FS1
25/33/50/66MHz
(frequency selectable)
VDDL
VDD
AVDD
AVSS
VSS
VSSL
CLK4 Frequency Select Options
FS1
0
0
1
1
FS0
0
1
0
1
CLK 4
25
33
50
66
Units
MHz
MHz
MHz
MHz
Cypress Semiconductor Corporation
Document #: 38-07098 Rev. *A
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134 鈥?408-943-2600
Revised December 14, 2002
next