MediaClock鈩?/div>
Multimedia Clock Generator
Features
鈥?Integrated phase-locked loop (PLL)
鈥?Low-jitter, high-accuracy outputs
鈥?3.3V operation
Benefits
鈥?Integrated high-performance PLL eliminates the need for
鈥?external loop filter components
鈥?Meets critical timing requirements in complex system
designs
鈥?Enables application compatibility
Logic Block Diagram
XIN
XOUT
P
OSC.
Q
桅
VCO
OUTPUT
MULTIPLEXER
AND
DIVIDERS
CLK1 13.5 MHz
CLK2 54 MHz
CLK3 18.432 MHz
CLK4 18.432 MHz
PLL
OE1
OE2
VDDL
VDD
AVDD
AVSS
VSS
VSSL
Pin Configuration
CY24142
16-pin TSSOP
XIN
VDD
AVDD
OE1
AVSS
VSSL
NC
CLK1
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
XOUT
CLK4
CLK3
VSS
NC
VDDL
OE2
CLK2
Frequency Table
Part Number
CY24142-01
Outputs
4
Input Frequency
18.432
Output Frequency Range
13.5 MHz, 54 MHz, 2
x
18.432 MHz
Output Enable Options
[1]
OE2
0
0
1
1
OE1
0
1
0
1
CLK1
13.5
13.5
13.5
13.5
CLK2
OFF
54
OFF
54
CLK3
OFF
18.432
OFF
18.432
CLK4
OFF
OFF
18.432
18.432
Unit
MHz
MHz
MHz
MHz
Note:
1. Output driven LOW when 鈥淥FF.鈥?/div>
Cypress Semiconductor Corporation
Document #: 38-07532 Rev. *B
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised January 19, 2005
next