CY2412
MPEG Clock Generator with VCXO
Features
鈥?Integrated phase-locked loop (PLL)
鈥?Low-jitter, high-accuracy outputs
鈥?VCXO with analog adjust
鈥?3.3V operation
鈥?8-pin SOIC package
Benefits
鈥?Highest-performance PLL tailored for multimedia appli-
cations
鈥?Meets critical timing requirements in complex system
designs
鈥?Large 鹵 150-ppm range, better linearity
鈥?Enables application compatibility
Part Number
CY2412-1
CY2412-3
Outputs
3
3
Input Frequency Range
13.5-MHz pullable crystal input per
Cypress specification
13.5-MHz pullable crystal input per
Cypress specification
Output Frequencies
VCXO Profile
Two 27 MHz outputs, one 54 MHz (3.3V) Linear
27 MHz, 13.5 MHz, 54 MHz (3.3V)
Linear
Logic Block Diagram
Pin Configuration
CY2412-1,-3
8-pin SOIC
XIN
VDD
VCXO
VSS
1
2
3
4
8
7
6
5
XOUT
CLKC
CLKB
CLKA
CLKC
13.5 XIN
XOUT
OSC
Q
桅
P
VCO
OUTPUT
DIVIDERS
CLKB
CLKA
VCXO
PLL
VDD
VSS
Cypress Semiconductor Corporation
Document #: 38-07227 Rev. *D
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised December 13, 2004
next