Spread Aware錚?/div>
28-pin SSOP
3.3V operation
Industrial temperature available
Functional Description
The CY23FP12-002 is a pre-programmed version of the
CY23FP12. It features a high-performance fully field-program-
mable 200 MHz zero delay buffer designed for high speed
clock distribution. The integrated PLL is designed for low jitter
and optimized for noise rejection. These parameters are
critical for reference clock distribution in systems using high-
performance ASICs and microprocessors.
The CY23FP12-002 is fully programmable via volume or
prototype programmers enabling the user to define an appli-
cation-specific Zero Delay Buffer with customized input and
output dividers, feedback topology (internal/external), output
inversions, and output drive strengths. For additional flexibility,
the user can mix and match multiple functions, listed in
Table 2,
and assign a particular function set to any one of the
four possible S1-S2 control bit combinations. This feature
allows for the implementation of four distinct personalities,
selectable with S1-S2 bits, on a single programmed silicon.
The CY23FP12-002 also features a proprietary auto-power-
down circuit that shuts down the device in case of a REF
failure, resulting in less than 50
碌A(chǔ)
of current draw.
The CY23FP12-002 provides twelve outputs grouped in two
banks with separate power supply pins which can be
connected independently to either a 2.5V or a 3.3V rail.
Selectable reference input is a fault tolerance feature which
allows for glitch-free switch over to secondary clock source
when REFSEL is asserted/de-asserted.
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Block Diagram
VDDC
VDDA
CLKA0
Lock Detect
Pin Configuration
SSOP
Top View
REF2
REF1
CLKB0
CLKB1
V
SSB
CLKB2
CLKB3
V
DDB
V
SSB
CLKB4
CLKB5
V
DDB
V
DDC
S2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
CLKA1
CLKA2
CLKA3
REFSEL
FBK
CLKA0
CLKA1
V
SSA
CLKA2
CLKA3
V
DDA
V
SSA
CLKA4
CLKA5
V
DDA
V
SSC
S1
REFSEL
REF1
REF2
FBK
梅
M
梅
N
100 to
400MHz
PLL
梅
1
梅
2
梅
3
梅
4
梅
X
梅
2X
CLKA4
CLKA5
VSSA
VDDB
CLKB0
CLKB1
CLKB2
CLKB3
Test Logic
S[2:1]
VSSC
Function
Selection
CLKB4
CLKB5
VSSB
Cypress Semiconductor Corporation
Document #: 38-07644 Rev. **
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised February 25, 2004
CY23FP12-002 PDF文件相關(guān)型號(hào)
CY23FP12OC-002,CY23FP12OC-002T,CY23FP12OI-002,CY23FP12OI-002T
CY23FP12-002相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
Stepper System Controller
ETC
-
英文版
Stepper System Controller
ETC [ETC]
-
英文版
Stepper System Controller
ETC
-
英文版
Stepper System Controller
ETC [ETC]
-
英文版
Phase-Aligned Clock Multiplier
CYPRESS
-
英文版
Phase-Aligned Clock Multiplier
CYPRESS [C...
-
英文版
Frequency Multiplier and Zero Delay Buffer
CYPRESS
-
英文版
Frequency Multiplier and Zero Delay Buffer
CYPRESS [C...
-
英文版
Clocks and Buffers
ETC
-
英文版
Phase-Aligned Clock Multiplier
CYPRESS
-
英文版
3.3V Zero Delay Buffer
CYPRESS
-
英文版
3.3V Zero Delay Buffer
CYPRESS [C...
-
英文版
CY2305 and CY2309 as PCI and SDRAM Buffers
CYPRESS
-
英文版
LOW-COST 3.3V ZERO DELAY BUFFER
CYPRESS [C...
-
英文版
CY2305 and CY2309 as PCI and SDRAM Buffers
CYPRESS [C...
-
英文版
3.3V Zero Delay Buffer
CYPRESS
-
英文版
3.3V Zero Delay Buffer
CYPRESS [C...
-
英文版
CY2305 and CY2309 as PCI and SDRAM Buffers
CYPRESS
-
英文版
LOW-COST 3.3V ZERO DELAY BUFFER
CYPRESS [C...
-
英文版
CY2305 and CY2309 as PCI and SDRAM Buffers
CYPRESS [C...
1
2
3
4
5
6
7
8
9
10
