音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CY2318ANZPVC-11 Datasheet

  • CY2318ANZPVC-11

  • 18 Output, 3.3V SDRAM Buffer for Desktop PCs with 4 DIMMs

  • 185.72KB

  • 9頁

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

CY2318ANZ
18 Output, 3.3V SDRAM Buffer for
Desktop PCs with 4 DIMMs
Features
鈥?One input to 18 output buffer/driver
鈥?Supports up to four SDRAM DIMMs
鈥?Two additional outputs for feedback
鈥?Serial interface for individual output control
鈥?150ps typical output-output skew
鈥?Up to 100 MHz operation
鈥?Dedicated OE pin for testing
鈥?Space-saving 48-pin SSOP package
鈥?3.3V operation
Functional Description
The CY2318ANZ is a 3.3V buffer designed to distribute
high-speed clocks in PC applications. The part has 18 outputs,
16 of which can be used to drive up to four SDRAM DIMMs,
and the remaining can be used for external feedback to a PLL.
The device operates at 3.3V and outputs can run up to 100
MHz, thus making it compatible with Pentium II
廬
processors.
The CY2318ANZ can be used in conjunction with the CY2280,
CY2281, CY2282 or similar clock synthesizer for a complete
Pentium II motherboard solution.
The CY2318ANZ also includes a serial interface which can
enable or disable each output clock. On power-up, all output
clocks are enabled (internal pull up). A separate Output
Enable pin facilitates testing on ATE.
Block Diagram
Pin Configuration
SSOP
Top View
BUF_IN
SDRAM0
SDRAM1
SDRAM2
SDRAM3
SDRAM4
SDRAM5
SDRAM6
SDRAM7
SDRAM8
SDRAM9
SDRAM10
SDRAM11
SDRAM12
SDRAM13
SDRAM14
SDRAM15
SDRAM16
SDRAM17
OE
SDATA
Serial Interface
Decoding
SCLOCK
NC
NC
V
DD
SDRAM0
SDRAM1
V
SS
V
DD
SDRAM2
SDRAM3
V
SS
BUF_IN
V
DD
SDRAM4
SDRAM5
V
SS
V
DD
SDRAM6
SDRAM7
V
SS
V
DD
SDRAM16
V
SS
V
DDIIC
SDATA
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
NC
NC
V
DD
SDRAM15
SDRAM14
V
SS
V
DD
SDRAM13
SDRAM12
V
SS
OE
V
DD
SDRAM11
SDRAM10
V
SS
V
DD
SDRAM9
SDRAM8
V
SS
V
DD
SDRAM17
V
SS
V
SSIIC
SCLOCK
Cypress Semiconductor Corporation
Document #: 38-07181 Rev. *B
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised January 19, 2005

CY2318ANZPVC-11 產(chǎn)品屬性

  • Obsolescence Notification Nov 2010

  • 1

  • 集成電路 (IC)

  • 時鐘/計時 - 專用

  • -

  • 扇出緩沖器（分配）

  • 無

  • Intel CPU，存儲器，SRAM DIMM

  • LVCMOS，LVTTL

  • LVCMOS

  • 1

  • 1:18

  • 無/無

  • 100MHz

  • 3.135 V ~ 3.465 V

  • 0°C ~ 70°C

  • 表面貼裝

  • 48-BSSOP（0.295"，7.50mm 寬）

  • 48-SSOP

  • 管件

CY2318ANZPVC-11相關型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Stepper System Controller
    ETC
  • 英文版
    Stepper System Controller
    ETC [ETC]
  • 英文版
    Stepper System Controller
    ETC
  • 英文版
    Stepper System Controller
    ETC [ETC]
  • 英文版
    Phase-Aligned Clock Multiplier
    CYPRESS
  • 英文版
    Phase-Aligned Clock Multiplier
    CYPRESS [C...
  • 英文版
    Frequency Multiplier and Zero Delay Buffer
    CYPRESS
  • 英文版
    Frequency Multiplier and Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    Phase-Aligned Clock Multiplier
    CYPRESS
  • 英文版
    3.3V Zero Delay Buffer
    CYPRESS
  • 英文版
    3.3V Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    CY2305 and CY2309 as PCI and SDRAM Buffers
    CYPRESS
  • 英文版
    LOW-COST 3.3V ZERO DELAY BUFFER
    CYPRESS [C...
  • 英文版
    CY2305 and CY2309 as PCI and SDRAM Buffers
    CYPRESS [C...
  • 英文版
    3.3V Zero Delay Buffer
    CYPRESS
  • 英文版
    3.3V Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    CY2305 and CY2309 as PCI and SDRAM Buffers
    CYPRESS
  • 英文版
    LOW-COST 3.3V ZERO DELAY BUFFER
    CYPRESS [C...
  • 英文版
    CY2305 and CY2309 as PCI and SDRAM Buffers
    CYPRESS [C...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！