音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CY2308ZI-5H Datasheet

  • CY2308ZI-5H

  • 3.3V Zero Delay Buffer

  • 14頁

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

1CY2308
CY2308
3.3V Zero Delay Buffer
Features
鈥?Zero input-output propagation delay, adjustable by
capacitive load on FBK input
鈥?Multiple configurations, see 鈥淎vailable CY2308
Configurations鈥?table
鈥?Multiple low-skew outputs
鈥?Output-output skew less than 200 ps
鈥?Device-device skew less than 700 ps
鈥?Two banks of four outputs, three-stateable by two
select inputs
鈥?10-MHz to 133-MHz operating range
鈥?Low jitter, less than 200 ps cycle-cycle (鈥?, 鈥?H, 鈥?, 鈥?H)
鈥?Space-saving 16-pin 150-mil SOIC package or 16-pin
TSSOP
鈥?3.3V operation
鈥?Industrial Temperature available
The CY2308 has two banks of four outputs each, which can
be controlled by the Select inputs as shown in the table 鈥淪elect
Input Decoding.鈥?If all output clocks are not required, Bank B
can be three-stated. The select inputs also allow the input
clock to be directly applied to the output for chip and system
testing purposes.
The CY2308 PLL enters a power-down state when there are
no rising edges on the REF input. In this mode, all outputs are
three-stated and the PLL is turned off, resulting in less than
50
碌A(chǔ)
of current draw. The PLL shuts down in two additional
cases as shown in the 鈥淪elect Input Decoding鈥?table.
Multiple CY2308 devices can accept the same input clock and
distribute it in a system. In this case, the skew between the
outputs of two devices is guaranteed to be less than 700 ps.
The CY2308 is available in five different configurations, as
shown in the 鈥淎vailable CY2308 Configurations鈥?table on page
2. The CY2308鈥? is the base part, where the output
frequencies equal the reference if there is no counter in the
feedback path. The CY2308鈥?H is the high-drive version of
the 鈥?, and rise and fall times on this device are much faster.
The CY2308鈥? allows the user to obtain 2X and 1X
frequencies on each output bank. The exact configuration and
output frequencies depends on which output drives the
feedback pin. The CY2308鈥? allows the user to obtain 4X and
2X frequencies on the outputs.
The CY2308鈥? enables the user to obtain 2X clocks on all
outputs. Thus, the part is extremely versatile, and can be used
in a variety of applications.
The CY2308鈥?H is a high-drive version with REF/2 on both
banks.
Functional Description
The CY2308 is a 3.3V Zero Delay Buffer designed to distribute
high-speed clocks in PC, workstation, datacom, telecom, and
other high-performance applications.
The part has an on-chip PLL which locks to an input clock
presented on the REF pin. The PLL feedback is required to be
driven into the FBK pin, and can be obtained from one of the
outputs. The input-to-output skew is guaranteed to be less
than 350 ps, and output-to-output skew is guaranteed to be
less than 200 ps.
Block Diagram
/2
REF
Pin Configuration
PLL
MUX
FBK
CLKA1
CLKA2
CLKA3
CLKA4
REF
CLKA1
CLKA2
V
DD
GND
CLKB1
CLKB2
S2
/2
Extra Divider (鈥?, 鈥?)
Extra Divider (鈥?H)
SOIC
Top View
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
S2
S1
FBK
CLKA4
CLKA3
V
DD
GND
CLKB4
CLKB3
S1
Select Input
Decoding
/2
CLKB1
CLKB2
CLKB3
Extra Divider (鈥?, 鈥?)
CLKB4
Cypress Semiconductor Corporation
Document #: 38-07146 Rev. *C
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134 鈥?408-943-2600
Revised June 16, 2004

CY2308ZI-5H相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Stepper System Controller
    ETC
  • 英文版
    Stepper System Controller
    ETC [ETC]
  • 英文版
    Stepper System Controller
    ETC
  • 英文版
    Stepper System Controller
    ETC [ETC]
  • 英文版
    Phase-Aligned Clock Multiplier
    CYPRESS
  • 英文版
    Phase-Aligned Clock Multiplier
    CYPRESS [C...
  • 英文版
    Frequency Multiplier and Zero Delay Buffer
    CYPRESS
  • 英文版
    Frequency Multiplier and Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    Phase-Aligned Clock Multiplier
    CYPRESS
  • 英文版
    3.3V Zero Delay Buffer
    CYPRESS
  • 英文版
    3.3V Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    CY2305 and CY2309 as PCI and SDRAM Buffers
    CYPRESS
  • 英文版
    LOW-COST 3.3V ZERO DELAY BUFFER
    CYPRESS [C...
  • 英文版
    CY2305 and CY2309 as PCI and SDRAM Buffers
    CYPRESS [C...
  • 英文版
    3.3V Zero Delay Buffer
    CYPRESS
  • 英文版
    3.3V Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    CY2305 and CY2309 as PCI and SDRAM Buffers
    CYPRESS
  • 英文版
    LOW-COST 3.3V ZERO DELAY BUFFER
    CYPRESS [C...
  • 英文版
    CY2305 and CY2309 as PCI and SDRAM Buffers
    CYPRESS [C...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！