音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CXP973032 Datasheet

  • CXP973032

  • CMOS 16-bit Single Chip Microcomputer

  • 44頁

  • SONY   SONY

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

CXP972032/973032/973064
CMOS 16-bit Single Chip Microcomputer
Description
The CXP972032/973032/973064 is a CMOS 16-bit
microcomputer integrating on a single chip an A/D
converter, serial interface, I
2
C bus interface, timer,
PWM output circuit, programmable pattern
generator, remote control receive circuit, parallel
interface, as well as basic configurations like a 16-bit
CPU, ROM, RAM, and I/O port.
This LSI also provides the sleep/stop functions that
enable lower power consumption.
100 pin QFP (Plastic)
100 pin LQFP (Plastic)
Features
鈥?/div>
An efficient instruction set as a controller
鈥?Direct addressing, numerous abbreviated forms,
104 pin LFLGA (Plastic)
multiplication and division instructions
鈥?/div>
Instruction sets for C language and RTOS
鈥?Highly quadratic instruction system,
general-purpose register of 16-bit
脳
8-pin
脳
16-bank
configuration
鈥?/div>
Minimum instruction cycle
50ns at 40MHz operation (2.7 to 3.6V)
鈥?/div>
Incorporated ROM capacity
128K bytes (CXP972032/973032)
256K bytes (CXP973064)
鈥?/div>
Incorporated RAM capacity
7.5K bytes (CXP972032)
11.5K bytes (CXP973032/973064)
鈥?/div>
Peripheral functions
鈥?A/D converter
8-bit 12-analog input, successive approximation system,
3-stage FIFO (Conversion time: 1.55碌s at 40MHz)
鈥?Serial interface
Asynchronous serial interface (UART)
128-byte buffer RAM, 3 channels
鈥?I
2
C bus interface
64-byte buffer RAM
(supports master/slave and automatic transfer mode)
鈥?Timers
8-bit timer/counter, 2 channels (with timing output)
16-bit capture timer/counter (with timing output)
16-bit timer, 4 channels, watchdog timer
鈥?PWM output circuit
14-bit PWM, 4 channels
(2 channels of binary output switch function by PPG)
鈥?Programmable pattern generator 16-bit output, 64-byte buffer RAM, 1 channel
鈥?Remote control receive circuit
8-bit pulse measurement counter, 10-stage FIFO
鈥?Parallel interface
External register interface (8-bit parallel bus), 4-chip select
33 factors, 33 vectors, multi-interruption and priority selection possible
Sleep/stop
100-pin plastic QFP (CXP972032/973032/973064)
100-pin plastic LQFP (CXP972032/973032/973064)
104-pin plastic LFLGA (CXP973064)
鈥?/div>
Piggy/evaluation chip
CXP971000
鈥?/div>
FLASH EEPROM incorporated version CXP973F064
Structure
Silicon gate CMOS IC
Perchase of Sony's I
2
C components conveys a licence under the Philips I
2
C Patent Rights to use these components
in an I
2
C system, provided that the system conforms to the I
2
C Standard Specifications as defined by Philips.
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
鈥?/div>
Interruption
鈥?/div>
Standby mode
鈥?/div>
Package
鈥?鈥?/div>
E99930A14-PS

CXP973032相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！