鈥?/div>
Ambient temperature
FADER MODE
SETUP LEVEL
Vcc
Topr
4.75 to 5.25
鈥?0 to +75
V
擄C
Block Diagram and Pin Configuration
SHP LEVEL
SHPCLP1
SHPCLP2
SHP OUT
Y LEVEL
FADER SIG
SYNC LEVEL
SYNC
25
24 WC LEVEL
LEVEL CONT
NOISESLICE 38
1/2
YHCLP 39
MAP GAIN SLICE
BLK
YTBLK
YHIN 40
CLP4
BLK
ADD
GC
1.4 TYP
CLP4
YL-YH IN 42
脳1.6
19 DGND
LEVEL CONT
LOGIC
SYNC
C BLK
CLP2 WC
SETUP SYNC
ADD
21 VOUT
REF V
22 YOUT
LEVEL CONT
23 SETUPCLP
20 CHROMA
18 CIN
36
YTBLK 37
35
DLE
DLD
34
33
32
31
30
29
28
27
26
YL-YHCLP 41
AGND 43
CLP4
BURST
3/2
MOD
BLK
CLP4 44
CLP2
2/3 TYP
17
AV
CC
CLP2 45
CLP4
BURST
3/2
MOD
BLK
ADD
GC
16 COUT
B LEVEL 46
ADD
LOGIC
CLP4
15 CSY
CLP2
B-Y IN 47
B. GEN
B-Y CLP 48
BFG
1
R-Y IN
2
R-Y CLP
3
DV
CC
4
4FSCIN
5
LALT
6
NC1
7
NC2
8
FSCOUT
1/4
14 CSAGC
MODE GEN
13 MODE
9
BFG
10
BF
11
CBLK
12
CTBLK
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
next