C8051F063
25 MIPS, 64 kB Flash, 16-Bit ADC, 64-Pin Mixed-Signal MCU
Analog Peripherals
Two 16-Bit ADCs
High-Speed 8051 碌C Core
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
鹵1.5 LSB INL; guaranteed no missing codes
Programmable throughput up to 1 Msps (each ADC)
Configurable as two single-ended or one differential ADC
DMA to XRAM or external memory interface
Data-dependent windowed interrupt generator
Programmable throughput up to 200 ksps
8 external inputs
Built-in temperature sensor (鹵3 擄C)
Can synchronize outputs to timers for jitter-free waveform generation
Pipelined instruction architecture; executes 70% of instructions in 1 or 2
system clocks
Up to 25 MIPS throughput with 25 MHz system clock
Expanded interrupt handler
4352 bytes data RAM
64 kB Flash; in-system programmable in 1024-byte sectors (1024 bytes
are reserved)
External parallel data memory interface
32 message objects
鈥滿ailbox" implementation only interrupts CPU when needed
24 port I/O; all are 5 V tolerant
Hardware SMBus鈩?(I2C鈩?compatible), SPI鈩? and two UART serial
ports available concurrently
Programmable 16-bit counter array with 6 capture/compare modules
5 general-purpose 16-bit counter/timers
Dedicated watchdog timer; bidirectional reset
Real-time clock mode using timers or PCA
Internal programmable 2% oscillator: up to 24.5 MHz
External oscillator: Crystal, RC, C, or Clock
Memory
10-Bit ADC
CAN Bus 2.0B
Digital Peripherals
Two 12-Bit DACs
Three Comparators
Internal Voltage Reference
Precision V
DD
Monitor/Brown-out Detector
On-Chip JTAG Debug & Boundary Scan
-
-
-
-
-
-
-
On-chip debug circuitry facilitates full speed, non-intrusive in-system
debug (no emulator required)
Provides breakpoints, single stepping, watchpoints, stack monitor
Inspect/modify memory and registers
Superior performance to emulation systems using ICE-chips, target
pods, and sockets
IEEE1149.1 compliant boundary scan
Typical operating current: 10 mA at 25 MHz
Multiple power saving sleep and shutdown modes
Clock Sources
64-Pin TQFP
-
Temperature Range: 鈥?0 to +85 擄C
Supply Voltage: 2.7 to 3.6 V
VDD
VDD
VDD
DGND
DGND
DGND
AV+
AGND
Digital Power
Analog Power
TCK
TMS
TDI
TDO
RST
MONEN
XTAL1
XTAL2
JTAG
Logic
Boundary Scan
Debug HW
Reset
8
0
5
1
C
o
r
e
UART0
UART1
SMBus
SPI Bus
PCA
P0
Drv
P0.0
P0.7
P1.0/AIN2.0
P1.7/AIN2.7
VDD Monitor
External
Oscillator
Circuit
25 MHz 2%
Internal
Oscillator
WDT
SFR Bus
Timers 0,
1, 2,3,4
P0, P1,
P2, P3
Latches
C
R
O
S
S
B
A
R
P1
Drv
P2
Drv
P2.0
P2.7
System Clock
64 kB
FLASH
256 byte
RAM
4 kB
RAM
P3
Drv
CTX
CRX
VREF2
CAN 2.0B
(32 Message Objects)
VREF
VREF
DAC0
(12-Bit)
VREF2
DAC0
DAC1
AVDD
ADGND
AV+
AGND
VREF0
VRGND0
AIN0
AIN0G
VBGAP0
CNVSTR0
ADC
200 ksps
(10-Bit)
CP0
CP1
CP2
A
M 8:1
U
X
+
-
+
-
+
-
Temp
Sensor
P2.6
P2.7
P2.2
P2.3
P2.4
P2.5
ADC0
1 Msps
(16-Bit)
AVDD
ADGND
AV+
AGND
VREF1
VRGND1
AIN1
AIN1G
VBGAP1
CNVSTR1
R
E
S
U
L
T
0
External Data
Memory Bus
P4 Latch
Ctrl Latch
P5 Latch
Addr15-8
P6 Latch
Addr7-0
P7 Latch
Data Latch
P4
DRV
P5
DRV
P6
DRV
P7
DRV
ADC1
1 Msps
(16-Bit)
R
E
S
U
L
T
1
危
+
-
D
I
F
F
DMA
EMIF
Cntrl
CAN 2.0B
Copyright 漏 2004 by Silicon Laboratories
6.15.2004
1
2
