Standard ICs
Triple 2-channel analog multiplexer /
demultiplexer
BU4053BC / BU4053BCF / BU4053BCFV
The BU4053BC, BU4053BCF, and BU4053BCFV are multiplexers / demultiplexers capable of selecting and combin-
ing analog signals and digital signals in a 2 ch
脳
3 configuration. Inhibit signals and control signals are used to turn
on the switch corresponding to each of the channels. In addition, even if the logical amplitude (V
DD
-V
SS
) of the control
signal is low, signals with a large amplitude (V
DD
-V
EE
) can be switched.
Also, as each switch has a low ON resistance, it can be connected to a low impedance circuit.
鈥?/div>
Block diagram
Y
1
1
Y
0
2
Y
1
Z
1
3
Y
0
Z
1
Z
4
Z
Z
0
INH
INH 6
V
EE
C
V
EE
7
10 B
Y
X
X
1
X
0
A
B
11 A
13
X
1
14 X
16 V
DD
15 Y
Z
0
5
12 X
0
V
SS
8
9
C
鈥?/div>
Logic circuit diagram
V
DD
(16)
INH (6)
A (11)
B (10)
C (9)
V
SS
(8)
V
EE
(7)
LEVEL
CONVERTER
鈥?/div>
Truth table
INH
L
BINARY TO 1of 2
DECODER WITH INH
A
L
H
L
H
L
H
L
H
X
B
L
L
H
H
L
L
H
H
X
C
L
L
L
L
H
H
H
H
X
ON SWITCH
X
0
Y
0
Z
0
X
1
Y
0
Z
0
X
0
Y
1
Z
0
X
1
Y
1
Z
0
X
0
Y
0
Z
1
X
1
Y
0
Z
1
X
0
Y
1
Z
1
X
1
Y
1
Z
1
NONE
L
L
L
L
L
(14) X
(15) Y
X
0
X
1
Y
0
Y
1
Z
0
Z
1
(12)
(13)
(2)
(1)
(5)
(3)
(4) Z
L
L
H
X: Irrelevant
1
next