鈥?/div>
Features CMOS technology
鈥?Low power
鈥?64
脳
16 bit configuration
鈥?1.8V to 4.0V operation
鈥?Low power dissipation
鈥?0.5mA (typ.) active current
鈥?0.4碌A(chǔ) (typ.) standby current
鈥?Auto increment for efficient data dump
鈥?Automatic erase-before-write
鈥?Hardware and software write protection
鈥?Defaults to write-disabled state at power up
鈥?Software instructions for write-enable / disable
鈥?Vcc lockout inadvertent write protection
鈥?8-pin SOP / 8-pin SSOP-B packages
鈥?Device status signal during write cycle
鈥?100,000 ERASE / WRITE cycles
鈥?10 years Data Retention
鈥?/div>
Pin assignments
N.C.
V
CC
CS
SK
1
2
3
4
8
7
6
5
(SOP8 / SSOP-B8)
N.C.
GND
DO
DI
BR93LL46F
BR93LL46FV
鈥?/div>
Pin descriptions
Pin Name
N.C.
V
CC
CS
SK
DI
DO
GND
N.C.
Not connected
Power supply
Chip select input
Serial clock input
Start bit, operating code, address, and
serial data input
Serial data output, READY / BUSY
internal status display output
Ground
Not connected
Function
鈥?/div>
Overview and BR93LL46FV are CMOS serial input / output-type memory circuits (EEPROMs) that can be
The BR93LC46F
programmed electrically. Each is configured of 64 words
脳
16 bits (1,024 bits), and each word can be accessed indi-
vidually and data read from it and written to it. Operation control is performed using five types of commands. The
commands, addresses, and data are input through the DI pin under the control of the CS and SK pins. In a write
operation, the internal status signal (READY or BUSY) can be output from the DO pin.
1
next