bq4832Y
RTC Module With 32Kx8 NVSRAM
Features
廬
Integrated SRAM, real-time
clock, CPU supervisor, crystal,
power-fail circuit, and battery
廬
Real-Time Clock counts hun-
dredths of seconds through years
in BCD format
廬
RAM-like clock access
廬
Compatible with industry-
standard 32K x 8 SRAMs
廬
Unlimited write cycles
廬
10-year minimum data retention
and clock operation in the ab-
sence of power
廬
Automatic power-fail chip dese-
lect and write-protection
廬
Watchdog timer, power-on reset,
alarm/periodic interrupt, power-
fail and battery-low warning
廬
Software clock calibration for
greater than
鹵
1 minute per
month accuracy
General Description
The bq4832Y RTC Module is a non-
volatile 262,144-bit SRAM organ-
ized as 32,768 words by 8 bits with
an integral real-time clock and CPU
supervisor. The CPU supervisor pro-
vides a programmable watchdog
timer and a microprocessor reset.
Ot he r f e ature s in clude al arm,
power-fail, and periodic interrupts,
and a battery-low warning.
The device combines an internal
lithium battery, quartz crystal, clock
and power-fail chip, and a full
CMOS SRAM in a plastic 32-pin
DIP module. The RTC Module di-
rectly replaces industry-standard
SRAMs and also fits into many
EPRO M and E E P R OM s o ckets
without any requirement for special
write timing or limitations on the
number of write cycles.
Registers for the real-time clock,
alarm and other special functions
are located in registers 7FF0h鈥?/div>
7FFFh of the memory array.
The clock and alarm registers are
dual-port read/write SRAM loca-
tions that are updated once per sec-
ond by a clock control circuit from
the internal clock counters. The
dual-port registers allow clock up-
dates to occur without interrupting
normal access to the rest of the
SRAM array.
The bq4832Y also contains a power-
fail-detect circuit. The circuit dese-
lects the device whenever V
CC
falls
below tolerance, providing a high de-
gree of data security. The battery is
electrically isolated when shipped
from the factory to provide maxi-
mum battery capacity. The battery
remains disconnected until the first
application of V
CC
.
Pin Connections
RST
NC
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
VCC
NC
INT
WE
A13
A8
A9
A11
OE
A10
CE
DQ7
DQ6
DQ5
DQ4
DQ3
Pin Names
A
0
鈥揂
14
CE
RST
WE
OE
DQ
0
鈥揇Q
7
INT
V
CC
V
SS
Address input
Chip enable
Microprocessor reset
Write enable
Output enable
Data in/data out
Programmable interrupt
+5 volts
Ground
32-Pin DIP Module
PN483201.eps
Sept. 1996 C
1
next