bq3285E/L
Real-Time Clock (RTC)
Features
廬
Direct clock/calendar replace-
ment for IBM
廬
AT-compatible
computers and other applications
廬
Functionally compatible with the
DS1285
廬
BCD or binary format for clock
and calendar data
廬
Calendar in day of the week, day
of the month, months, and years,
with automatic leap-year adjust-
ment
廬
Time of day in seconds, minutes,
and hours
General Description
The CMOS bq3285E/L is a low-
power microprocessor peripheral
providing a time-of-day clock and
100-year calendar with alarm fea-
tures and battery operation. The
bq3285L supports 3V systems.
Other bq3285E/L features include
three maskable interrupt sources,
square-wave output, and 242 bytes
of general nonvolatile storage.
A 32.768kHz output is available for
sustaining power-management ac-
tivities. Wake-up capability is pro-
vided by an alarm interrupt, which
is active in battery-backup mode.
The bq3285E/L write-protects the
clock, calendar, and storage registers
during power failure. A backup
battery then maintains data and oper-
ates the clock and calendar.
The bq3285E/L is a fully compatible
real-time clock for IBM AT-compatible
computers and other applications.
The only external components are a
32.768kHz crystal and a backup bat-
tery.
-
Closely matches MC146818A
pin configuration
廬
2.7鈥?.6V operation (bq3285L);
4.5鈥?.5V operation (bq3285E)
廬
242 bytes of general nonvolatile
storage
廬
32.768kHz output for power man-
agement
廬
System wake-up capability鈥?/div>
alarm interrupt output active in
battery-backup mode
廬
Less than 0.5碌A(chǔ) load under bat-
tery operation
廬
Selectable Intel or Motorola bus
timing
廬
14 bytes for clock/calendar and
control
-
-
12- or 24-hour format
Optional daylight saving
adjustment
廬
Programmable square wave out-
put
廬
Three individually maskable in-
terrupt event flags:
-
-
-
Periodic rates from 122碌s to
500ms
Time-of-day alarm once per
second to once per day
End-of-clock update cycle
廬
24-pin plastic DIP, SOIC, or
SSOP
Pin Connections
Pin Names
AD
0
鈥揂D
7
Multiplexed address/
data input/output
RST
SQW
Reset input
Square wave output
MOT
X1
X2
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
VSS
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
VCC
SQW
EXTRAM
RCL
BC
INT
RST
DS
VSS
R/W
AS
CS
MOT
CS
AS
DS
R/W
INT
Bus type select input
Chip select input
Address strobe input
Data strobe input
Read/write input
Interrupt request
output
EXTRAM Extended RAM enable
RCL
BC
X1鈥揦2
V
CC
V
SS
RAM clear input
3V backup cell input
Crystal inputs
Power supply
Ground
24-Pin DIP or SOIC/SSOP
PN3285E1.eps
SLUS004A -DECEMBER 1993 - REVISED MAY 2004
1
next