鈥?/div>
Features both NTSC and PAL.
1) Supports
2) Internal RGB3-channel DAC (internal regulator).
3) Internal burst timing generator circuit.
4) Y / C separation output pin.
5) Analog RGB signal output pin.
3) Internal 75鈩?driver.
鈥?/div>
Block diagram
GDATA0
GDATA1
GDATA2
GDATA3
GDATA4
GDATA5
GDATA6
36
35
34
33
32
31
30
29
28
27
26
25
GDATA7
BDATA4
BDATA5
BDATA6
BDATA7
8
BDATA3
37
DECODER
8
BDATA2
38
CLK
BDATA1
39
LATCH
CLK
LATCH
CLK
LATCH
22
RDATA2
DECODER
DECODER
8
23
RDATA1
24
RDATA0
BDATA0
40
VREF
CELL
MATRIX
CELL
MATRIX
CELL
MATRIX
V
CC
21
RDATA3
VCLK
41
CLK
CLAMP
CLAMP
CLAMP
20
DV
DD
DGND
42
GND
19
RDATA4
VREFOUT
43
MATRIX
Burst
Flag
GEN.
B-Y
18
SYNC
17
RDATA5
N.C.
44
R
G
B
SYNC
R-Y
RDATA6
AGND1
45
GND
Y
SYNC
ADD.
CHROMA
GEN.
16
LPF
YTRAP
15
Y/C
MIX
SCIN
RDATA7
RCLAMP
46
V
CC1
47
V
CC
6dB
6dB
6dB
6dB
BPF
SYNC
14
SYNCIN
GCLAMP
48
GND
75
75
75
75
75
75
13
V
CC
NT / PAL
1
BCLAMP
2
GND2
3
R
OUT
4
G
OUT
5
B
OUT
6
Y
OUT
7
C
OUT
8
V
OUT
9
V
CC
2
10
YTRAP
11
N.C.
12
N.C.
1
next