鈥?/div>
Phase-detector/VCO circuit block
Ideal for genlock system
Reference clock range 12 kHz to 1 MHz
(see specification of output clock range)
Output clock range 0.625 to 37.5 MHz for CLK1,
depending on input conditions (see Table 1) on page 2.
Provides h-sync capability with CLK1 outputs
15 to 37.5 MHz for 15 kHz input
On-chip loop filter
Single 5 volt power supply
Low power CMOS technology
Small 8-pin DIP or SOIC package
Block Diagram
AV9173-15RevC051397P
ICS reserves the right to make changes in the device data identified in this
publication without further notice. ICS advises its customers to obtain the latest
version of all device data to verify that any information being relied upon by the
customer is current and accurate.