音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ATV5000-35UM-883 Datasheet

  • ATV5000-35UM-883

  • High Density UV Erasable Programmable Logic Device

  • 13頁

  • ATMEL   ATMEL

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

ATV5000/L
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Advanced Programmable Logic Device - High Gate Utilization
Flexible Interconnect Architecture - Universal Routing
Flexible Logic Cells - 128 Flip-Flops and 52 Latches
Multiple Flip-Flop Types - Synchronous or Asynchronous Registers
High Speed - 50 MHz Operation
Complete Third Party Software Support
No Placement, Routing or Layout Software Required
Proven and Reliable High Speed CMOS EPROM Process
2000 V ESD Protection
200 mA Latchup Immunity
Reprogrammable - Tested 100% for Programmability
Commercial, Industrial and Military Temperature Grades
Block Diagram
52 INPUT
LATCHES
High Density
UV Erasable
Programmable
Logic Device
8
INPUT
PINS
UNIVERSAL
AND
REGIONAL
INTERCONNECT
52 LOGIC CELLS
(104 FLIP-FLOPS)
52
I/O
PINS
24 BURIED CELLS
(24 FLIP-FLOPS)
Description
The Atmel V5000 is an easy to use, high density programmable logic device. Its simple, regu-
lar architecture translates into increased utilization and high performance.
The ATV5000 has one programmable combinatorial logic array. This guarantees easy inter-
connection of and uniform performance from all nodes. "Sum terms", which are easy to use
groupings of AND-OR gates, provide combinatorial logic blocks. Sum terms can be wire-
OR鈥檇 together to integrate larger logic blocks. To expand the levels of logic, buried sum terms
feed back into the logic array. The 52 I/O pins can each be driven by a register or a sum term.
Each I/O pin has an individually enabled input latch.
All 128 registers are configurable as D- or T-types without using extra logic gates. Individual
sum terms, asynchronous presets, resets and clocks give each flip-flop added flexibility. A
direct "clock from pin" option guarantees synchronization and fast clock to output perform-
ance.
Standard, off-the-shelf third-party software tools and programmers support the ATV5000.
This minimizes start-up investment and improves product support.
JLCC
Chip Carrier
Pin Configuration
Pin Name
IN
Pins 2,32,36,66
Pins 1,34,35,68
I/O
VCC
Function
Logic and Clock Inputs
Input/Register Clocks 1-4
Input/Latch Clocks 1-4
Bidirectional Buffers
+5 V Supply
I/Os
GND
I/Os
VCC
18
I/Os
VCC
I/Os
IN
1
GND
IN
I/Os
I/Os
VCC
52
I/Os
GND
I/Os
35
I/Os
IN
GND
IN
VCC
I/Os
0065B
1-193

ATV5000-35UM-883相關型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！