鈥?/div>
High-performance, High-density, Electrically-erasable Programmable Logic Device
Fully Connected Logic Array with 416 Product Terms
15 ns Maximum Pin-to-pin Delay for 5V Operation
24 Flexible Output Macrocells
鈥?48 Flip-flops 鈥?Two per Macrocell
鈥?72 Sum Terms
鈥?All Flip-flops, I/O Pins Feed in Independently
D- or T-type Flip-flops
Product Term or Direct Input Pin Clocking
Registered or Combinatorial Internal Feedback
Backward Compatible with ATV2500B/BQ and ATV2500H Software
Advanced Electrically-erasable Technology
鈥?Reprogrammable
鈥?100% Tested
44-lead Surface Mount Package and DIP Package
Flexible Design: Up to 48 Buried Flip-flops and 24 Combinatorial Outputs
Simultaneously
8 Synchronous Product Terms
Individual Asynchronous Reset per Macrocell
OE Control per Macrocell
Functionality Equivalent to ATV2500B/BQ and ATV2500H
2000V ESD Protection
Security Fuse Feature to Protect the Code
Commercial and Industrial Temperature Range Offered
10 Year Data Retention
Pin Keeper Option
200 mA Latch-up Immunity
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
ATF2500C
CPLD Family
Datasheet
ATF2500C
Block Diagram
Pin Configurations
Pin Name
IN
CLK/IN
I/O
I/O 0,2,4...
I/O 1,3,5...
GND
VCC
Function
Logic Inputs
Pin Clock and Input
Bi-directional Buffers
鈥淓ven鈥?I/O Buffers
鈥淥dd鈥?I/O Buffers
Ground
+5V Supply
CLK/IN
IN
IN
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
VCC
I/O17
I/O16
I/O15
I/O14
I/O13
I/O12
IN
IN
IN
IN
DIP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
IN
IN
IN
IN
I/O6
I/O7
I/O8
I/O9
I/O10
I/O11
GND
I/O23
I/O22
I/O21
I/O20
I/O19
I/O18
IN
IN
IN
PLCC/LCC/JLCC
I/O1
I/O0
GND
IN
IN
CLK/IN
IN
IN
IN
IN
I/O6
I/O12
IN
IN
IN
IN
IN
IN
IN
GND
I/O18
I/O19
18
19
20
21
22
23
24
25
26
27
28
I/O2
I/O3
I/O4
I/O5
VCC
VCC
I/O17
I/O16
I/O15
I/O14
I/O13
7
8
9
10
11
12
13
14
15
16
17
6
5
4
3
2
1
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
I/O7
I/O8
I/O9
I/O10
I/O11
GND
GND
I/O23
I/O22
I/O21
I/O20
Note:
(PLCC/LCC/JLCC packages) pin 4 and pin 26
GND connections are not required, but are rec-
ommended for improved noise immunity.
Rev. 0777I鈥揚LD鈥?/03
1
next
ATF2500C-15JI相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
-
英文版
TRANSISTOR | JFET | N-CHANNEL | SOT-173VAR
ETC
-
英文版
High- Performance EE PLD
-
英文版
High- Performance EE PLD
ATMEL [ATM...
-
英文版
Logic IC
ETC
-
英文版
300 gate, standard, quarter and zero power 24 and 28 pin SPL...
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 80MA I(DSS) | CHIP
ETC
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 80MA I(DSS) | MICRO-XVAR
ETC
-
英文版
TRANSISTOR,JFET,N-CHANNEL,5V V(BR)DSS,80MA I(DSS),MICRO-X
-
英文版
High- Performance EE PLD
-
英文版
High- Performance EE PLD
ATMEL [ATM...
-
英文版
High Performance E2 PLD
ATMEL [ATM...
-
英文版
ATF2500C CPLD Family Datasheet
-
英文版
2500 gate, 24 Macrocell, 48 Register, standard, quarter and ...
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 50MA I(DSS) | CHIP
ETC
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 50MA I(DSS) | MICRO-XVAR
ETC
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 50MA I(DSS) | MICRO-XVAR
ETC
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 50MA I(DSS) | MICRO-XVAR
ETC
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 30MA I(DSS) | MICRO-XVAR
ETC
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 30MA I(DSS) | MICRO-XVAR
ETC