鈥?/div>
High Density, High Performance Electrically Erasable Complex Programmable Logic
Device
鈥?64 Macrocells
鈥?5 Product Terms per Macrocell, Expandable up to 40 per Macrocell
鈥?44, 68, 84, 100 pins
鈥?7 ns Maximum Pin-to-Pin Delay
鈥?Registered Operation Up To 100 MHz
鈥?Enhanced Routing Resources
In-System Programmability (ISP) via JTAG
Flexible Logic Macrocell
鈥?D/T/Latch Configurable Flip Flops
鈥?Global and Individual Register Control Signals
鈥?Global and Individual Output Enable
鈥?Programmable Output Slew Rate
鈥?Programmable Output Open Collector Option
鈥?Maximum Logic utilization by burying a register within a COM output
Advanced Power Management Features
鈥?Automatic 100
碌
A Stand-By for 鈥淶鈥?Version
鈥?Pin-Controlled 4 mA Stand-By Mode (Typical)
鈥?Programmable Pin-Keeper Inputs and I/Os
鈥?Reduced-Power Feature Per Macrocell
Available in Commercial and Industrial Temperature Ranges
Available in 44-, 68-, and 84-pin PLCC; 44- and 100-pin TQFP; and 100-pin PQFP
Advanced EE Technology
鈥?100% Tested
鈥?Completely Reprogrammable
鈥?100 Program/Erase Cycles
鈥?20 Year Data Retention
鈥?2000V ESD Protection
鈥?200 mA Latch-Up Immunity
JTAG Boundary-Scan Testing to IEEE Std. 1149.1-1990 and 1149.1a-1993 Supported
PCI-compliant
3.3 or 5.0V I/O pins
Security Fuse Feature
鈥?/div>
鈥?/div>
High-
Performance
EE CPLD
ATF1504AS
ATF1504ASZ
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Enhanced Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Improved Connectivity (Additional Feedback Routing, Alternate Input Routing)
Output Enable Product Terms
D - Latch Mode
Combinatorial Output with Registered Feedback within any Macrocell
Three Global Clock Pins
ITD (Input Transition Detection) Circuits on Global Clocks, Inputs and I/O
Fast Registered Input from Product Term
Programmable 鈥淧in-Keeper鈥?Option
V
CC
Power-Up Reset Option
Pull-Up Option on JTAG Pins TMS and TDI
Advanced Power Management Features
鈥?Edge Controlled Power Down 鈥淟鈥?/div>
鈥?Individual Macrocell Power Option
鈥?Disable ITD on Global Clocks, Inputs and I/O
Description
The ATF1504AS is a high performance, high density Complex Programmable Logic
Device (CPLD) which utilizes Atmel鈥檚 proven electrically erasable memory technology.
With 64 logic macrocells and up to 68 inputs, it easily integrates logic from several
(continued)
Rev. 0950D鈥?7/98
1
next
ATF1504ASZ-25JI84相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
FAST SWITCHING THYRISTOR
ETC [ETC]
-
英文版
Second Generation Industry Compatible 3.3V Logic Doubling CP...
-
英文版
0.5-12 GHz Low Noise Gallium Arsenide FET(0.5-12 GHz 低噪聲...
Agilent(Hewlett...
-
英文版
TRANSISTOR | JFET | N-CHANNEL | SOT-173VAR
ETC
-
英文版
0.5-12 GHz Low Noise Gallium Arsenide FET
-
英文版
0.5-12 GHz Low Noise Gallium Arsenide FET
HP [Agilen...
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 70MA I(DSS) | MICRO-X
ETC
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 70MA I(DSS) | MICRO-X
-
英文版
TRANSISTOR | JFET | N-CHANNEL | SOT-173VAR
ETC
-
英文版
0.5?12 GHz Low Noise Gallium Arsenide FET
-
英文版
0.5?12 GHz Low Noise Gallium Arsenide FET
HP [Agilen...
-
英文版
0.5?12 GHz General Purpose Gallium Arsenide FET
-
英文版
0.5?12 GHz General Purpose Gallium Arsenide FET
HP [Agilen...
-
英文版
0.5?12 GHz General Purpose Gallium Arsenide FET
HP [Agilen...
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 40MA I(DSS) | MICRO-X
ETC
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 40MA I(DSS) | CHIP
ETC
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 40MA I(DSS) | CHIP
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 40MA I(DSS) | MICRO-X
ETC
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 40MA I(DSS) | MICRO-XVAR
ETC
-
英文版
TRANSISTOR | JFET | N-CHANNEL | 40MA I(DSS) | MICRO-XVAR