鈥?/div>
鈥?Internal Address and Data Latches for 64 Bytes
鈥?Internal Control Timer
Fast Write Cycle Times
鈥?Page Write Cycle Time: 10 ms Maximum
鈥?1- to 64-byte Page Write Operation
Low Power Dissipation
鈥?15 mA Active Current
鈥?20 碌A(chǔ) CMOS Standby Current
Hardware and Software Data Protection
DATA Polling for End of Write Detection
High Reliability CMOS Technology
鈥?Endurance: 10,000 Cycles
鈥?Data Retention: 10 Years
JEDEC Approved Byte-wide Pinout
Commercial and Industrial Temperature Ranges
256K (32K x 8)
Battery-Voltage
Parallel
EEPROMs
AT28BV256
Description
The AT28BV256 is a high-performance Electrically Erasable and Programmable Read
Only Memory. Its 256K of memory is organized as 32,768 words by 8 bits. Manufac-
tured with Atmel鈥檚 advanced nonvolatile CMOS technology, the device offers access
times to 200 ns with power dissipation of just 54 mW. When the device is deselected,
the CMOS standby current is less than 200 碌A(chǔ).
Pin Configurations
Pin Name
A0 - A14
CE
OE
WE
I/O0 - I/O7
NC
DC
Function
Addresses
Chip Enable
Output Enable
Write Enable
Data Inputs/Outputs
No Connect
Don鈥檛 Connect
Note:
PDIP, SOIC 鈥?Top View
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VCC
WE
A13
A8
A9
A11
OE
A10
CE
I/O7
I/O6
I/O5
I/O4
I/O3
PLCC 鈥?Top View
A7
A12
A14
DC
VCC
WE
A13
OE
A11
A9
A8
A13
WE
VCC
A14
A12
A7
A6
A5
A4
A3
1. Note: PLCC package pins 1 and 17
are DON鈥橳 CONNECT.
TSOP 鈥?Top View
A8
A9
A11
NC
OE
A10
CE
I/O7
I/O6
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
A10
CE
I/O7
I/O6
I/O5
I/O4
I/O3
GND
I/O2
I/O1
I/O0
A0
A1
A2
I/O1
I/O2
GND
DC
I/O3
I/O4
I/O5
14
15
16
17
18
19
20
A6
A5
A4
A3
A2
A1
A0
NC
I/O0
5
6
7
8
9
10
11
12
13
4
3
2
1
32
31
30
29
28
27
26
25
24
23
22
21
0273H鈥揚(yáng)EEPR鈥?0/04