鈥?/div>
To Store Configuration Programs For Programmable Gate Arrays
Simple Interface to SRAM FPGAs Requires Only One User I/O Pin
Compatible With AT6000 FPGAs, ATT3000 FPGA, EPF8000 FPGAs, ORCA FPGAs,
XC2000, XC3000, XC4000, XC5000 FPGAs, MPA1000
Cascadable To Support Additional Configurations or Future Higher-density Arrays
(17C128 and 17C256 only)
Low-power CMOS EEPROM Process
Programmable Reset Polarity
Available In the Space-efficient Plastic DIP or Surface-mount
PLCC and SOIC Packages
In-System Programmable Via 2-Wire Bus
Emulation of 24CXX Serial EPROMs
Available in 3.3V
鹵
10% LV Version
FPGA
Configuration
E
2
PROM
65K, 128K and 256K
Description
The AT17C65/128/256 and AT17LV65/128/256 (AT17 Series) FPGA Configuration
EEPROMS (Configurator) provide an easy-to-use, cost-effective configuration mem-
ory for Field Programmable Gate Arrays. The AT17 Series is packaged in the 8-pin
DIP and the popular 20-pin PLCC and SOIC. The AT17 Series family uses a simple
serial-access procedure to configure one or more FPGA devices. The AT17 Series
organization supplies enough memory to configure one or multiple smaller FPGAs.
Using a special feature of the AT17 Series, the user can select the polarity of the reset
function by programming a special EEPROM bit.
The AT17 Series can be programmed with industry standard programmers.
AT17C65
AT17C128
AT17C256
Pin Configurations
20-pin PLCC
20-Pin SOIC
8-Pin DIP
0391E-A鈥?/97
1