鈥?/div>
Programs for Field Programmable Gate Arrays (FPGAs)
In-System Programmable via 2-wire Bus
Simple Interface to SRAM FPGAs
Compatible with Atmel AT6000, AT40K FPGAs, Altera FLEX
廬
Devices,
ORCA
廬
FPGAs, Xilinx XC3000, XC4000, XC5200, Spartan
廬
, Virtex
廬
FPGAs
Cascadable Read Back to Support Additional Configurations or
Future Higher-density Arrays
Low-power CMOS EEPROM Process
Programmable Reset Polarity
Available in PLCC Package (Pin Compatible across Product Family)
Emulation of Atmel鈥檚 AT24CXXX Serial EEPROMs
Available in 3.3V 鹵 10% LV and 5V 鹵 5% C Versions
System-friendly READY Pin
Low-power Standby Mode
Description
The AT17C020 and AT17LV020 (high-density AT17 Series) FPGA Configuration
EEPROMs (Configurators) provide an easy-to-use, cost-effective configuration mem-
ory for Field Programmable Gate Arrays. The AT17 Series is packaged in the popular
20-pin PLCC. The AT17 Series family uses a simple serial-access procedure to con-
figure one or more FPGA devices. The AT17 Series organization supplies enough
memory to configure one or multiple smaller FPGAs. The user can select the polarity
of the reset function by programming internal EEPROM bytes. These devices also
support a system-friendly READY pin, which signifies a 鈥済ood鈥?power level to the
FPGA and can be used to ensure reliable system power-up.
The AT17 Series Configurators can be programmed with industry-standard program-
mers or Atmel鈥檚 ATDH2200E Programming System.
2-megabit
FPGA
Configuration
EEPROM
Memory
AT17C020
AT17LV020
Pin Configurations
PLCC
NC
DATA
NC
VCC
NC
3
2
1
20
19
NC
GND
NC
NC
NC
9
10
11
12
13
CLK
NC
RESET/OE
NC
CE
4
5
6
7
8
18
17
16
15
14
NC
SER_EN
NC
READY
CEO(A2)
Rev. 1239D鈥?5/01
1