音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ASM5I9773A-52-ER Datasheet

  • ASM5I9773A-52-ER

  • 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer

  • 623.35KB

  • 16頁(yè)

  • ALSC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

June 2005
rev 0.3
2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
Features
Output frequency range: 8.33MHz to 200MHz
Input frequency range: 6.25MHz to 125MHz
2.5V or 3.3V operation
Split 2.5V / 3.3V outputs
鹵2%( max ) Output duty cycle variation
12 Clock outputs: drive up to 24 clock lines
One feedback output
Three reference clock inputs: LVPECL or LVCMOS
300pS ( max ) output-output skew
Phase-locked loop (PLL) bypass mode
鈥楽preadTrak鈥?/div>
Output enable/disable
Pin-compatible with CY29773, MPC9773 and
MPC973
Industrial temperature range: 鈥?0擄C to +85擄C
52pin 1.0mm TQFP package
RoHS Compliance
ASM5I9773A
The ASM5I9773A features one LVPECL and two LVCMOS
reference clock inputs and provides 12 outputs partitioned
in three banks of four outputs each. Each bank divides the
VCO output per SEL(A:C) settings (see Table 2. Function
Table (Configuration Controls)). These dividers allow
output-to-input ratios of 8:1, 6:1, 5:1, 4:1, 3:1, 8:3, 5:2, 2:1,
5:3, 3:2, 4:3, 5:4, 1:1, and 5:6. Each LVCMOS-compatible
output can drive 50鈩?series- or parallel-terminated
transmission lines. For series-terminated transmission
lines, each output can drive one or two traces, giving the
device an effective fanout of 1:24.
The PLL is ensured stable, given that the VCO is
configured to run between 200 MHz to 500 MHz. This
allows a wide range of output frequencies, from 8 MHz to
200 MHz. For normal operation, the external feedback
input FB_IN is connected to the feedback output FB_OUT.
The internal VCO is running at multiples of the input
reference clock set by the feedback divider (see Table 1.
Frequency Table).
When PLL_EN is LOW, PLL is bypassed and the reference
clock directly feeds the output dividers. This mode is fully
static and the minimum input clock frequency specification
does not apply.
Functional Description
The ASM5I9773A is a low-voltage high-performance
200-MHz PLL-based zero delay buffer designed for high
speed clock distribution applications.
Alliance Semiconductor
2575, Augustine Drive
鈥?/div>
Santa Clara, CA
鈥?/div>
Tel: 408.855.4900
鈥?/div>
Fax: 408.855.4999
鈥?/div>
www.alsc.com
Notice: The information in this document is subject to change without notice.

ASM5I9773A-52-ER相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！