音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ASM2I9940LG-32-ER Datasheet

  • ASM2I9940LG-32-ER

  • Low Voltage 1:18 Clock Distribution Chip

  • 13頁

  • ALSC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

June 2005
rev 1.0
Low Voltage 1:18 Clock Distribution Chip
Features
ASM2I9940L
With low output impedance (鈮?0鈩?, in both the HIGH and
LVPECL or LVCMOS Clock Input
2.5V LVCMOS Outputs for Pentium II
Microprocessor Support*
150pS Maximum Output-to-Output Skew
Maximum Output Frequency of 250MHz
32 Lead LQFP & TQFP Packaging
Dual or Single Supply Device:
Dual V
CC
Supply Voltage, 3.3V Core and
2.5V Output
Single 3.3V V
CC
Supply Voltage for 3.3V
Outputs
Single 2.5V V
CC
Supply Voltage for 2.5V I/O
Pin and Function compatible to MPC940L,
MPC9109, CY29940 and CY29940-1
LOW logic states, the output buffers of the ASM2I9940L
are ideal for driving series terminated transmission lines.
With a 20鈩?output impedance the ASM2I9940L has the
capability of driving two series terminated lines from each
output. This gives the device an effective fanout of 1:36.
The differential LVPECL inputs of the ASM2I9940L allow
the device to interface directly with a LVPECL fanout buffer
to build very wide clock fanout trees or to couple to a high
frequency clock source. The LVCMOS input provides a
more standard interface for applications requiring only a
single clock distribution chip at relatively low frequencies. In
addition, the two clock sources can be used to provide for a
test clock interface as well as the primary system clock. A
logic HIGH on the LVCMOS_CLK_Sel pin will select the
LVCMOS level clock input. All inputs of the ASM2I9940L
have internal
pullup/pulldown resistor, so they can be left
open if unused.
The ASM2I9940L is a single or dual supply device. The
device power supply offers a high degree of flexibility. The
device can operate with a 3.3V core and 3.3V output, a
3.3V core and 2.5V outputs as well as a 2.5V core and
2.5V outputs. The 32-lead LQFP and TQFP Packages
were chosen to optimize performance, board space and
cost of the device. The 32-lead LQFP and TQFP Packages
have a 7x7mm
2
body size with conservative 0.8mm pin
spacing.
Functional Description
The ASM2I9940L is a 1:18 low Voltage Clock distribution
chip with 2.5V or 3.3V LVCMOS output capabilities. The
device features the capability to select either a differential
LVPECL or LVCMOS compatible input. The 18 outputs are
2.5V or 3.3V LVCMOS compatible and feature the drive
strength to drive 50鈩?series or parallel terminated
transmission lines. With output-to-output skews of 150pS,
the ASM2I9940L is ideal as a clock distribution chip for the
most demanding of Synchronous systems. The 2.5V
outputs also make the device ideal for supplying clocks for
a high performance microprocessor based design.
* Pentium II is a trademark of Intel Corporation
Alliance Semiconductor
2575, Augustine Drive
鈥?/div>
Santa Clara, CA
鈥?/div>
Tel: 408.855.4900
鈥?/div>
Fax: 408.855.4999
鈥?/div>
www.alsc.com
Notice: The information in this document is subject to change without notice.

ASM2I9940LG-32-ER相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！