74VHC240 Octal Buffer/Line Driver with 3-STATE Outputs
October 1992
Revised March 1999
74VHC240
Octal Buffer/Line Driver with 3-STATE Outputs
General Description
The VHC240 is an advanced high speed CMOS octal bus
buffer fabricated with silicon gate CMOS technology. It
achieves high speed operation similar to equivalent Bipolar
Schottky TTL while maintaining the CMOS low power dissi-
pation. The VHC240 is an inverting 3-STATE buffer having
two active-LOW output enables. This device is designed to
drive buslines or buffer memory address registers.
An input protection circuit ensures that 0V to 7V can be
applied to the input pins without regard to the supply volt-
age. This device can be used to interface 5V to 3V systems
and two supply systems such as battery backup. This cir-
cuit prevents device destruction due to mismatched supply
and input voltages.
Features
s
High Speed: t
PD
=
3.6ns (typ) at T
A
=
25擄C
s
Low power dissipation: I
CC
=
4
碌A(chǔ)
(max) @ T
A
=
25擄C
s
High noise immunity: V
NIH
=
V
NIL
=
28% V
CC
(min)
s
Power down protection is provided on all inputs
s
Low noise: V
OLP
=
0.9V (max)
s
Pin and function compatible with 74HC240
Ordering Code:
Order Number
74VHC240M
74VHC240SJ
74VHC240MTC
74VHC240N
Package Number
M20B
M20D
MTC20
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300鈥?Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300鈥?Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter 鈥淴鈥?to the ordering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Pin Descriptions
Pin Names
OE
1
, OE
2
I
0
鈥揑
7
O
0
鈥揙
7
Description
3-STATE Output Enable Inputs
Inputs
Outputs 3-STATE Outputs
漏 1999 Fairchild Semiconductor Corporation
DS011506.prf
www.fairchildsemi.com